- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256309 > BX80532KC2600D (INTEL CORP) 32-BIT, 2600 MHz, MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | BX80532KC2600D |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 2600 MHz, MICROPROCESSOR |
| 文件頁數(shù)： | 129/129頁 |
| 文件大?。?/td> | 1640K |
| 代理商： | BX80532KC2600D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁當(dāng)前第129頁
Intel Xeon Processor with 512 KB L2 Cache
Datasheet
99
7.0
Features
7.1
Power-On Configuration Options
The Intel Xeon processor with 512 KB L2 cache has several configuration options that are
determined by the state of specific processor pins at the active-to-inactive transition of the
processor RESET# signal. These configuration options cannot be changed except by another reset.
Both power on and software induced resets reconfigure the processor(s).
NOTES:
1. Asserting this signal during active-to-inactive edge of RESET# will selects the corresponding option.
2. The Intel Xeon processor with 512 KB L2 cache does not support this feature, therefore platforms
utilizing this processor should not use these configuration pins.
3. Intel Xeon processor with 512 KB L2 cache utilize only BR0# and BR1# signals. 2-way platforms must not
utilize BR2# and BR3# signals.
7.2
Clock Control and Low Power States
The processor allows the use of AutoHALT, Stop-Grant and Sleep states to reduce power
consumption by stopping the clock to internal sections of the processor, depending on each
particular state. See Figure 41 for a visual representation of the processor low power states.
Due to the inability of processors to recognize bus transactions during the Sleep state,
multiprocessor systems are not allowed to simultaneously have one processor in Sleep state and the
other processor in the Normal or Stop-Grant state.
7.2.1
Normal State—State 1
This is the normal operating state for the processor.
Table 43. Power-On Configuration Option Pins
Configuration Option
Pin1
Notes
Output tri state
SMI#
Execute BIST (Built-In Self Test)
INIT#
In Order Queue de-pipelining (set IOQ depth to 1)
A7#
Disable MCERR# observation
A9#
Disable BINIT# observation
A10#
APIC cluster ID (0-3)
A[12:11]#
2
Disable bus parking
A15#
Disable Hyper-Threading Technology
A31#
Symmetric agent arbitration ID
BR[3:0]#
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61582D0-290Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-100K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-100Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-291W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-391Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80532KC2600DU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.6GHZ - Boxed Product (Development Kits) |
| BX80532KC2800DU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits) |
| BX80532KC2800F | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits) |
| BX80532KC3000D | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits) |
| BX80532KC3000H | 制造商:Intel 功能描述:MPU XEON NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。