- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10662 > BU2050F-E2 (Rohm Semiconductor)IC DRVR SER/PAR I/O 8BIT SOP14 PDF資料下載
參數(shù)資料
| 型號： | BU2050F-E2 |
| 廠商： | Rohm Semiconductor |
| 文件頁數(shù)： | 16/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DRVR SER/PAR I/O 8BIT SOP14 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 驅(qū)動器 |
| 驅(qū)動器/接收器數(shù)： | 8/0 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1376 (CN2011-ZH PDF) |
| 其它名稱： | BU2050F-E2DKR |
BU2050F,BU2092F,BU2092FV,BU2099FV,BD7851FP,BU2152FS
Technical Note
7/24
www.rohm.com
2009.06 - Rev.A
2009 ROHM Co., Ltd. All rights reserved.
【BU2050F】
●Pin descriptions
Pin No.
Pin Name
Function
1
P3
Parallel Data Output
2
P4
3
P5
4
VSS
GND
5
P6
Parallel Data Output
6
P7
7
P8
8
DATA
Serial Data Input
9
CLK
Clock Signal Input
10
STB
Strobe Signal Input
In case of “L”, the data of shift register outputs.
In case of “H”, all parallel outputs and data of latch circuit do not change.
11
CLR
Reset Signal Input
In case of “L”, the data of latch circuit reset, and all parallel output (P1～P8) can be L.
Normally CLR=H
12
P1
Parallel Data output
13
P2
14
VDD
Power Supply
●Timing chart
Fig. 2
1. After the power is turned on and the voltage is stabilized, STB should be activated, after clocking 8 data bits into the
DATA pin.
2. Pn parallel output data of the shift register is set after the 8
th clock by the STB.
3. Since the STB is level latch, data is retained in the “L” section and renewed in the “H” section of the STB.
［Function explanation］
·
A latch circuit has the reset function, which is common in all bits. In case of CLR terminal is “L”, the latch
circuit is reset non-synchronously without the other input condition, and all parallel output can be “L”.
·
A serial data inputted from DATA terminal is read in shift register with synchronized rising of clock.
In case of STB is “L” (CLR is ”H”), transmit the data which read in the shift register to latch circuit, and
outputs from the parallel data output terminal (P1～P8).
In case of STB is “H”, all parallel outputs and the data of latch do not change.
CLK
STB
DATA
DATA8
DATA7
DATA6
DATA2
DATA1
Pn
Previous DATA
DATA
CLR
“L”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J7K-MY-F3 | CONVERTER MOD DC/DC 40V 50W |
| VI-B10-IV-F1 | CONVERTER MOD DC/DC 5V 150W |
| VI-J7K-MY-F1 | CONVERTER MOD DC/DC 40V 50W |
| MAX920ESA+T | IC COMPARATOR BTR 8-SOIC |
| VI-J72-MY-F1 | CONVERTER MOD DC/DC 15V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU2050FP-E2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Serial / Parallel 4-input Drivers |
| BU2050FS-E2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Serial / Parallel 4-input Drivers |
| BU2050FV-E2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Serial / Parallel 4-input Drivers |
| BU206 | 制造商:Thomas & Betts 功能描述:2" BUSHING,RGD/IMC,DC,HVY REINF RI 制造商:Thomas & Betts 功能描述:Fittings Bushing 2inch Zinc |
| BU-206+J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TESTPLATINE 3 BOARDS MIT 140 TESTKABELN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。