參數(shù)資料
型號: B900J24FXX16IT
元件分類: 數(shù)字信號處理
英文描述: 0-BIT, 59.88 MHz, OTHER DSP, PQFP44
文件頁數(shù): 45/100頁
文件大?。?/td> 1547K
代理商: B900J24FXX16IT
Lucent Technologies Inc.
49
Advance Data Sheet
B900
July 1999
Baseband Signal Processor
5 Software Architecture (continued)
5.2
Register Settings
The following tables, listed alphabetically, describe the programmable registers of the B900.
Note: Some tables in this section use the following abbreviations:
X = don’t care
W = write only
Table 36. alf (Standby and Memory Map) Register
Bit
15
14
13—8
7
6
5
4
3—0
Field
AWAIT
LOWPR
Res
NMNS1
MNS1
EVENP
ODDP
Res
Bit
Field
Description
15
AWAIT
Prepare DSP for standby:
0 = normal B900 operation.
1 = B900 enters standby, powerdown mode.
14
LOWPR
Memory map selection:
0 = select memory MAP1.
1 = select memory MAP3.
13—8
Res
Reserved—read as zero, write as zero.
7
NMNS1
Not minus one:
0 = BMU result is minus one in 2’s complement form.
1 = BMU result is not minus one in 2’s complement form.
6
MNS1
Minus one:
0 = BMU result is not minus one in 2’s complement form.
1 = BMU result is minus one in 2’s complement form.
5
EVENP
Even parity:
0 = BMU result has odd parity.
1 = BMU result has even parity.
4
ODDP
Odd parity:
0 = BMU result has even parity.
1 = BMU result has odd parity.
3—0
Res
Reserved—read as zero, write as zero.
相關(guān)PDF資料
PDF描述
BU38703 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
BU-65170F6-10 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-61580G6-12 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-61585P2-11 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CPGA70
BU-65170D5-30 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
B-900-M-10 制造商:Thomas & Betts 功能描述:
B-900-M-10-EG 制造商:Thomas & Betts 功能描述:
B-900-M-20 制造商:Thomas & Betts 功能描述:
B-900-M-20-EG 制造商:Thomas & Betts 功能描述:
B901 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon Bridge Rectifier