- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄364729 > ATL60 ATL60 [Updated 11/99. 15 Pages] The ATL60 series CMOS Gate Arrays are fabricated using a 0.6 micron drawn gate. oxide isolated. triple level metal process. Extensive cell libraries are available and support the major CAD software tools. PDF資料下載
參數(shù)資料
| 型號(hào)： | ATL60 |
| 英文描述： | ATL60 [Updated 11/99. 15 Pages] The ATL60 series CMOS Gate Arrays are fabricated using a 0.6 micron drawn gate. oxide isolated. triple level metal process. Extensive cell libraries are available and support the major CAD software tools. |
| 中文描述： | ATL60 [更新11/99。 15頁(yè)]的ATL60系列CMOS門(mén)陣列都采用0.6微米繪制門(mén)。氧化孤立。三金屬加工水平。廣泛的單元庫(kù)和支持主要的CAD軟件工具。 |
| 文件頁(yè)數(shù)： | 1/14頁(yè) |
| 文件大?。?/td> | 111K |
| 代理商： | ATL60 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
1
Features
0.6 μm Drawn Gate Length (0.5 μm Leff) Sea-of-Gates Architecture
with Triple-level Metal
5.0V, 3.3V and 2.0V Operation including Mixed Voltages
On-chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and
Manage Chip-to-Chip Clock Skew
Compiled (Gate Level) and Embedded (Custom) SRAMs, ROM, and CAMs Available
PCI, SCSI and High Speed (250 MHz) Buffers Available
Easy Alternative Sourcing of Existing ASIC, FPGA and PLD Designs
Design-for-Test Methods, Including JTAG, Serial and Boundary Scan and ATPG
High Output Drive Capability: Up to 48 mA with Slew Rate Control
Description
Atmel’s next generation ATL60 Series CMOS ASICs are fabricated using a 0.6μm
drawn gate, oxide isolated, triple-level metal process. Extensive cell libraries are avail-
able and support the major CAD software tools. As with all Atmel ASIC families,
customer involvement and satisfaction is integral to all steps of the design flow. A vari-
ety of Design for Testability techniques are supported by the libraries, and a wide
range of packaging options are available. The ATLS version utilizes a fine pitch stag-
gered row on bond pads to achieve the smallest die size possible for a given pad
count. The ATLS60 is only available in a limited number of PQFP packages.
Note:
1. Nominal two input NAND gate with a fanout of 2 at 5.0 volts
Table 1.
ATL60 Array Organization
Device
Number
Raw
Gates
Routable
Gates
Max Pin
Count
Max I/O
Pins
Gate
(1)
Speed
ATL60/4
4,000
3,000
44
36
200 ps
ATL60/15
15,000
10,000
68
60
200 ps
ATL60/25
25,000
16,900
84
76
200 ps
ATL60/40
38,000
25,400
100
92
200 ps
ATL60/60
58,000
34,600
120
112
200 ps
ATL60/85
86,000
51,900
144
136
200 ps
ATL60/110
110,000
65,900
160
152
200 ps
ATL60/150
149,000
89,300
184
176
200 ps
ATL60/200
195,000
116,900
208
200
200 ps
ATL60/235
232,000
139,500
226
218
200 ps
ATL60/300
301,000
181,000
256
248
200 ps
ATL60/435
430,000
260,000
304
296
200 ps
ATL60/550
545,000
288,000
340
332
200 ps
ATL60/700
693,000
363,000
380
372
200 ps
ATL60/870
870,000
456,000
424
416
200 ps
ATL60/1100
1,119,000
590,000
480
472
200 ps
ASIC
ATL 60 and
ATLS60 Series
Rev. 0388D–ASIC–07/02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATLANTA ATM | Switch Core Chip Set(ATM開(kāi)關(guān)內(nèi)核芯片組) |
| ATLASIT | ATLAS IT CABLE TESTER |
| ATM UTOPIA | Slave Core V2.0(異步傳輸模式從屬內(nèi)核V2.0) |
| ATM | Physical Layer Core(異步傳輸模式物理層內(nèi)核) |
| ATP80 | Seven Segment Displayer Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATL600-12 | 制造商:Thomas & Betts 功能描述:Lug Terminal 147.57mm 1.9mm |
| ATL6002 | 制造商:Thomas & Betts 功能描述:Lug Terminal 172.97mm 1.9mm |
| ATL6-10 | 制造商:Thomas & Betts 功能描述:Lug Terminal 38.1mm 11.9mm |
| ATL6-10-B1-6 | 制造商:Thomas & Betts 功能描述:AL 1 HOLE STSD BAR 6 LUG 10 GRAY |
| ATL6-14 | 制造商:Thomas & Betts 功能描述:AL COMP LUG 制造商:Thomas & Betts 功能描述:Lug Terminal 41.91mm 11.9mm |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。