- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3838 > ATAM893T-TKQ (Atmel)IC MON TIRE-PRESS ATARX9X SER PDF資料下載
參數(shù)資料
| 型號(hào)： | ATAM893T-TKQ |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 3/98頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MON TIRE-PRESS ATARX9X SER |
| 標(biāo)準(zhǔn)包裝： | 4,000 |
| 系列： | MARC4 |
| 核心處理器： | MARC4 |
| 芯體尺寸： | 4-位 |
| 速度： | 4MHz |
| 連通性： | SSI（2 線，3 線） |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 16 |
| 程序存儲(chǔ)器容量： | 4KB（4K x 8） |
| 程序存儲(chǔ)器類型： | EEPROM |
| EEPROM 大小： | 64 x 16 |
| RAM 容量： | 256 x 4 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 6.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 20-SOIC（0.209"，5.30mm 寬） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)
11
4680C–4BMCU–01/05
ATAM893-D
4.2.7.3
Software Interrupts
The programmer can generate interrupts by using the Software Interrupt Instruction (SWI) which
is supported in qFORTH by predefined macros named SWI0...SWI7. The software triggered
interrupt operates exactly like any hardware triggered interrupt. The SWI instruction takes the
top two elements from the expression stack and writes the corresponding bits via the I/O bus to
the interrupt pending register. Therefore, by using the SWI instruction, interrupts can be re-prior-
itized or lower priority processes scheduled for later execution.
4.2.7.4
Hardware Interrupts
In the ATAM893-D, there are eleven hardware interrupt sources with seven different levels.
Each source can be masked individually by mask bits in the corresponding control registers. An
overview of the possible hardware configurations is shown in Table 4-2.
4.3
Master Reset
The master reset forces the CPU into a well-defined condition. It is unmaskable and is activated
independent of the current program state. It can be triggered by either initial supply power-up, a
short collapse of the power supply, brown-out detection circuitry, watchdog time-out, or an exter-
nal input clock supervisor stage (see Figure 4-7 on page 12).
A master reset activation will reset the interrupt enable flag, the interrupt pending register and
the interrupt active register. During the power-on reset phase the I/O bus control signals are set
to reset mode thereby initializing all on-chip peripherals. All bi-directional ports are set to input
mode.
Attention: During any reset phase, the BP20/NTE input is driven towards V
DD by a strong pull-
up transistor. This pin must not be pulled down to V
SS during reset by any external circuitry rep-
resenting a resistor of less than 150 k
.
Releasing the reset results in a short call instruction (opcode C1h) to the EEPROM address
008h. This activates the initialization routine $RESET which in turn has to initialize all necessary
RAM variables, stack pointers and peripheral configuration registers (see Table 5-1 on page 23).
Table 4-2.
Hardware Interrupts
Interrupt
Interrupt Mask
Interrupt Source
Register
Bit
INT1
P5CR
P52M1, P52M2
P53M1, P53M2
Any edge at BP52
Any edge at BP53
INT2
T1M
T1IM
Timer 1
INT3
SISC
SIM
SSI buffer full/empty or BP40/BP43 interrupt
INT4
T2CM
T2IM
Timer 2 compare match/overflow
INT5
T3CM1
T3CM2
T3C
T3IM1
T3IM2
T3EIM
Timer 3 compare register 1 match
Timer 3 compare register 2 match
Timer 3 edge event occurs (T3I)
INT6
P5CR
P50M1, P50M2
P51M1, P51M2
Any edge at BP50
Any edge at BP51
INT7
VCM
VIM
External/internal voltage monitoring
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC80251G2D-L16CER | IC MCU 8BIT 16MHZ LO VOLT 44VQFP |
| TSC87251G2D-L16CER | IC MCU 8BIT 32K OTP 16MHZ 44VQFP |
| PIC18F86K90-I/PTRSL | MCU PIC 64K FLASH XLP 80TQFP |
| 201692-4 | CONN HOUSING PLUG 104POS BLACK |
| 202800-2 | CONN HOUSING RECEPT 160POS BLACK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATAM893T-TKQYD | 功能描述:4位微控制器 - MCU Marc4 micrium 4 k FLASH RoHS:否 最大時(shí)鐘頻率:32 KHz/4 MHz 程序存儲(chǔ)器大小:4 KB 封裝 / 箱體:SSO-20 制造商:Atmel 核心:MARC4 數(shù)據(jù)總線寬度:4 bit 安裝風(fēng)格:SMD/SMT |
| ATAM893T-TKS | 功能描述:IC MON TIRE-PRESS ATARX9X SER RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MARC4 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，LIN，SPI，UART/USART，USI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:8KB（4K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:帶卷 (TR) |
| ATAM893T-TKSYD | 功能描述:4位微控制器 - MCU Marc4 micrium 4k FLASH RoHS:否 最大時(shí)鐘頻率:32 KHz/4 MHz 程序存儲(chǔ)器大小:4 KB 封裝 / 箱體:SSO-20 制造商:Atmel 核心:MARC4 數(shù)據(jù)總線寬度:4 bit 安裝風(fēng)格:SMD/SMT |
| ATAM893X-TKHYZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
| ATAM893X-TKQYZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。