參數(shù)資料
型號： AT89C51SND2C-7FTUL
廠商： Atmel
文件頁數(shù)： 12/160頁
文件大?。?/td> 0K
描述： IC 8051 MCU FLASH 64K MP3 100BGA
標(biāo)準(zhǔn)包裝： 260
系列： 89C
核心處理器： 8051
芯體尺寸： 8-位
速度： 40MHz
連通性： I²C，IDE/ATAPI，MMC，SPI，UART/USART，USB
外圍設(shè)備： 音頻，I²S，MP3，PCM，POR，WDT
輸入/輸出數(shù)： 32
程序存儲器容量： 64KB（64K x 8）
程序存儲器類型： 閃存
RAM 容量： 2.25K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.3 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 100-TFBGA
包裝： 托盤
其它名稱： AT89C51SND2C7FTUL
5-16
DS785UM1
Copyright 2007 Cirrus Logic
System Controller
EP93xx User’s Guide
5
DMA M2M/P CHx: These bits enable the clocks to the DMA controller
channels. Note that a channels-enable bit MUST be
asserted before any register within the DMA controller can
be read or written. At least one ARM instruction cycle must
occur between writing to this register to enable the DMA
Controller channel and actually accessing it. The number
of cycles will depend on the setting of HCLK and PCLK
division in the "ClkSet1" or "ClkSet2" register. To save
power, ensure that all these bits are disabled (low) if the
DMA controller is not being used. On a system reset, the
register will be reset to zero.
USH_EN:
This bit is used to gate the HCLK to the USB Host block in
order to save power. It is reset to zero, thus gating off the
HCLK. It can be set to one to turn on the HCLK to the USB
Host. This bit must be set before any register within the
USB Host can be accessed. At least one ARM instruction
cycle must occur between writing to this register bit and
actually accessing the USB Host. The number of cycles
will depend on the setting of HCLK and PCLK division in
the "ClkSet1" and "ClkSet2" register.s
This bit is also used to gate the 48 MHz and 12 MHz
clocks to the USB Host block in order to save power. It is
reset to zero, thus gating off the USB Host clocks. By
setting this to one, the USB Host clocks are enabled. At
least one ARM instruction cycle must occur between
writing to this register bit and actually accessing the USB
Host. The number of cycles will depend on the wake-up
time for PLL2. To find out if PLL2 has locked on to its
frequency, the PLL2_LOCK bit in the PwrSts register can
be read.
UARTBAUD:
This bit controls the clock input to the UARTs. When
cleared, the UARTs are driven by the 14.7456 MHz clock
divided by 2 (7.3728 MHz). This gives a maximum baud-
rate of 230 Kbps. When set, the UARTs are driven by the
14.7456 MHz clock directly, giving an increased maximum
baud rate of 460 Kbps. This bit is 0 on reset.
FIR_EN:
This bit is used to gate the FIRCLK to the IrDA block in
order to save power. It is reset to zero, thus gating off the
FIRCLK. Setting this bit to one will turn on the 48 MHz
clock to the IrDA.
相關(guān)PDF資料
PDF描述
AT89C52-24PI IC MICRO CTRL 24MHZ 40DIP
AT89C55WD-24AU IC 8051 MCU FLASH 20K 44TQFP
AT89EB5114-TGSIL IC 8051 MCU FLASH 4K 20SOIC
AT89LP214-20PU MCU 8051 2K FLASH 20MHZ 14-PDIP
AT89LP216-20SU MCU 8051 2K FLASH 20MHZ 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT89C51-W 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT89C52 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash
AT89C52_00 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash
AT89C52_99 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash
AT89C52-12AA 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*