- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381362 > ASM2I99448G-32-ET (ALLIANCE SEMICONDUCTOR CORP) 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer PDF資料下載
參數(shù)資料
| 型號： | ASM2I99448G-32-ET |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| 中文描述： | 99448 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | GREEN, TQFP-32 |
| 文件頁數(shù)： | 6/15頁 |
| 文件大?。?/td> | 594K |
| 代理商： | ASM2I99448G-32-ET |
May 2005
rev 0.3
Table 8. AC CHARACTERISTICS
(V
CC
= 2.5V ± 5%, T
A
= –40°C to +85°C)
1
ASM2I99448
3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
Notice: The information in this document is subject to change without notice.
6 of
15
Symbol
f
ref
f
MAX
V
PP
V
CMR
t
P, REF
t
r
, t
f
t
PLH/HL
t
PLH/HL
t
PLZ, HZ
t
PZL, LZ
Characteristics
Min
0
0
400
1.2
1.4
Typ
Max
350
350
1000
V
CC
-0.8
1.0
3
4.2
4.4
11
11
Unit
MHz
MHz
mV
V
nS
nS
nS
nS
nS
nS
Condition
Input Frequency
Maximum Output Frequency
Peak-to-peak input voltage
Common Mode Range
Reference Input Pulse Width
CCLK Input Rise/Fall Time
Propagation delay
PCLK
PCLK
LVPECL
LVPECL
2
0.8 to 2.0V
PCLK to any Q
CCLK to any Q
1.5
1.7
Output Disable Time
Output Enable Time
t
S
Setup time
CCLK to CLK_STOP
PCLK to CLK_STOP
0.0
0.0
nS
nS
t
H
Hold time
CCLK to CLK_STOP
PCLK to CLK_STOP
1.0
1.5
nS
nS
t
sk(O)
t
sk(PP)
Output-to-output Skew
Device-to-device Skew
Output pulse skew
4
150
2.7
200
300
pS
nS
pS
pS
PCLK or CCLK to any Q
t
SK(p)
Using CCLK Using PCLK
DC
Q
Output Duty Cycle
f
Q
< 350 MHz and using CLK
f
Q
<200 MHz and using PCLK
45
45
0.1
50
50
55
55
1.0
%
%
nS
DC
REF
= 50%
t
r
, t
f
Output Rise/Fall Time
0.6 to 1.8V
Note: 1. AC characteristics apply for parallel output termination of 50
to V
TT
.
2. V
(AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V
CMR
range and the input swing lies within the V
PP
(AC) specification. Violation of V
CMR
or V
PP
impacts t
PLH/HL
and t
SK(PP)
.
3. Violation of the 1.0nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference
input pulse width, output duty cycle and maximum frequency specifications.
4. Output pulse skew is the absolute difference of the propagation delay times: | t
pLH
- t
pHL
|.
相關PDF資料 |
PDF描述 |
|---|---|
| ASM2I99448G-32-LR | CAP CERM 470PF 500V X7R 10% 1206 |
| ASM2I99448G-32-LT | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448 | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448-32-ER | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448-32-ET | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ASM2I99448G-32-LR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448G-32-LT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99456 | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:3.3V/2.5V LVCMOS Clock Fanout Buffer |
| ASM2I99456-32-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS Clock Fanout Buffer |
| ASM2I99456-32-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS Clock Fanout Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。