參數(shù)資料
型號(hào): AS9C25128M2036L-166FC
廠商: ALLIANCE SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
中文描述: 128K X 36 DUAL-PORT SRAM, 10 ns, PBGA208
封裝: FBGA-208
文件頁(yè)數(shù): 14/30頁(yè)
文件大小: 1109K
代理商: AS9C25128M2036L-166FC
AS9C25256M2036L
AS9C25128M2036L
9/30/04, v.1.3
Alliance Semiconductor
P. 14 of 30
Timing wave form read/write cycle
[7]
Notes:
1. Both Flow-through and Pipeline Inputs/Outputs indicated.A particular port is configured in Flow-through mode if PL/FT for that port is driven low,
and in Pipeline mode if PL/FT is driven high or left unconnected.
2. Parameters t
CYC
,t
CH
and t
CL
are different in Flow-through and Pipeline modes of operation.(Refer AC Timing characteristics)
3. CE is an internal signal.CE = H implies 'Chip is Deselected' (CE0 = H or CE1 =L), CE = L implies 'Chip is Selected' (CE0 = L and CE1 =H).
Timings indicated for CE hold good for CE0 and CE1
4. BEn refers to any one of the 4 byte controls [n= 3,2,1 or 0] and DATA OUT refers to the corresponding Byte.
5. Counter set in “Load” mode (ADS = L,INC = X,RPT = H).
6. OE is an asynchronous input.
7. All timings are similar for both ports.
8. Invalid write. Memory Content of the selected location may get corrupted and should be re-written before future readback.
9. Write (A11) is invalid in Pipeline mode and Write (A8) is invalid in Flow-through mode. Memory Content of the selected location may get corrupted and should be re-written
before future readback.
CLK
CE
[3]
ADDRESS
[5]
OE
[6]
[Pipeline Mode]
BEn
[4]
R/W
DATA IN
[1]
[Pipeline Mode]
DATA IN
[1]
[Flow-through Mode]
[Pipeline Mode]
DATA OUT
[1]
DATA OUT
[1]
[Flow-through Mode]
t
CEH
t
CES
D3
D6
Q1
Q2
Q1
A1
A2
t
CYC
[2]
t
CL
t
CH
t
AS
t
AH
t
BS
t
BH
t
WS
t
WH
t
CDP
t
LZCP
t
CDF
t
LZCF
t
OHF
t
HZCF
t
HZOE
t
DS
t
DH
t
DH
t
DS
A3
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
D8
Q9
D3
D6
D11
Q4
Q7
Q9
Read
(A1)
Read
(A2)
Write
[8]
Write
(A3)
(A5)
Read
(A4)
Read
Read
(A7)
Write
[9]
(A8)
Read
(A9)
Dsel
Write
[9]
(A11)
Write
(A6)
t
HZCP
t
HZOE
Don’t care
Undefined
OE
[6]
[Flow-through Mode]
相關(guān)PDF資料
PDF描述
AS9C25256M2036L-166FI IC REG LDO 1.5A 1.5V TO-252
AS9C25128M2036L-166FI IC REG LDO 1.5A 1.8V TO-252
AS9C25256M2036L-166PC IC REG LDO 1.5A 2.5V TO-252
AS9C25128M2036L-166PC IC REG LDO 1.5A 3.3V TO-252
AS9C25256M2036L-166PI IC REG LDO 1.5A POS ADJ TO-252
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AS9C25128M2036L-166FI 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25128M2036L-166PC 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25128M2036L-166PI 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25128M2036L-200BC 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25128M2036L-200BI 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface