參數(shù)資料
型號(hào)： AS80C51-36R
廠商： TEMIC SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
文件頁數(shù)： 97/170頁
文件大?。?/td> 4133K
代理商： AS80C51-36R
32
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
8.4
Register Description
8.4.1
WDTCSR – Watchdog Timer Control and Status Register
Bit 7 – WDIF: Watchdog Timer Interrupt Flag
This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is configured for interrupt.
WDIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, WDIF is
cleared by writing a logic one to the flag. When the WDIE is set, the Watchdog Time-out Interrupt is requested.
Bit 6 – WDIE: Watchdog Timer Interrupt Enable
When this bit is written to one, the Watchdog interrupt request is enabled. If WDE is cleared in combination with
this setting, the Watchdog Timer is in Interrupt Mode, and the corresponding interrupt is requested if time-out in the
Watchdog Timer occurs.
If WDE is set, the Watchdog Timer is in Interrupt and System Reset Mode. The first time-out in the Watchdog
Timer will set WDIF. Executing the corresponding interrupt vector will clear WDIE and WDIF automatically by hard-
ware (the Watchdog goes to System Reset Mode). This is useful for keeping the Watchdog Timer security while
using the interrupt. To stay in Interrupt and System Reset Mode, WDIE must be set after each interrupt. This
should however not be done within the interrupt service routine itself, as this might compromise the safety-function
of the Watchdog System Reset mode. If the interrupt is not executed before the next time-out, a System Reset will
be applied.
Note:
1. WDTON configuration bit set to “0“ means programmed and “1“ means unprogrammed.
Bit 4 – Res: Reserved Bit
This bit is reserved and will always read zero.
Bit 3 – WDE: Watchdog System Reset Enable
WDE is overridden by WDRF in RSTFLR. This means that WDE is always set when WDRF is set. To clear WDE,
WDRF must be cleared first. This feature ensures multiple resets during conditions causing failure, and a safe
start-up after the failure.
Bit
765
4321
0
WDIF
WDIE
WDP3
–
WDE
WDP2
WDP1
WDP0
WDTCSR
Read/Write
R/W
R
R/W
Initial Value
0
X
0
Table 8-2.
Watchdog Timer Configuration
WDTON(1)
WDE
WDIE
Mode
Action on Time-out
1
0
Stopped
None
1
0
1
Interrupt Mode
Interrupt
1
0
System Reset Mode
Reset
11
1
Interrupt and System
Reset Mode
Interrupt, then go to
System Reset Mode
0
x
System Reset Mode
Reset
相關(guān)PDF資料
PDF描述
AF180C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
AM9080ACC 8-BIT, 2.08 MHz, MICROPROCESSOR, CDIP40
AV80C32XXX-12R 8-BIT, 12 MHz, MICROCONTROLLER, PQFP44
AC80C32E-16D 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40
AV80C52XXX-16R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AS80M1800 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:EMI Reduction IC for Switching Power Supplies
AS80M1801 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:EMI Reduction IC for Switching Power Supplies
AS80M2516A 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:dual phase lock loop clock chip
AS80SSTVF16857 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 14-Bit Registered Buffer
AS80SSTVF16857-48TR 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 14-Bit Registered Buffer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*