- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381326 > AS7C31024A (Alliance Semiconductor Corporation) 3.3V 128KX8 CMOS SRAM (Evolutionary Pinout)(3.3V 128KX8 CMOS 靜態(tài)RAM（改進(jìn)的引腳）) PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C31024A |
| 廠商： | Alliance Semiconductor Corporation |
| 英文描述： | 3.3V 128KX8 CMOS SRAM (Evolutionary Pinout)(3.3V 128KX8 CMOS 靜態(tài)RAM（改進(jìn)的引腳）) |
| 中文描述： | 3.3 128KX8 CMOS SRAM的（進(jìn)化管腳）（3.3 128KX8的CMOS靜態(tài)隨機(jī)存儲(chǔ)器（改進(jìn)的引腳）） |
| 文件頁數(shù)： | 4/8頁 |
| 文件大小： | 113K |
| 代理商： | AS7C31024A |
AS7C1024A
AS7C31024A
2/6/01; V0.9
Alliance Semiconductor
P. 4 of 8
Read cycle (over the operating range)
3,9,12
Key to switching waveforms
Read waveform 1 (address controlled)
3,6,7,9,12
Read waveform 2 (CE1, CE2, and OE controlled)
3,6,8,9,12
Parameter
Symbol
-10
-12
-15
-20
Unit
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Read cycle time
t
RC
t
AA
t
ACE1
t
ACE2
t
OE
t
OH
t
CLZ1
t
CLZ2
t
CHZ1
t
CHZ2
t
OLZ
t
OHZ
t
PU
t
PD
10
–
12
–
15
–
20
–
ns
Address access time
–
10
–
12
–
15
–
20
ns
3
Chip enable (CE1) access time
–
10
–
12
–
15
–
20
ns
3, 12
Chip enable (CE2) access time
–
10
–
12
–
15
–
20
ns
3, 12
Output enable (OE) access time
–
3
–
3
–
4
–
5
ns
Output hold from address change
2
–
3
–
3
–
3
–
ns
5
CE1 Low to output in low Z
0
–
0
–
0
–
0
–
ns
4, 5, 12
CE2 High to output in low Z
0
–
0
–
0
–
0
–
ns
4, 5, 12
CE1 Low to output in high Z
–
3
–
3
–
4
–
5
ns
4, 5, 12
CE2 Low to output in high Z
–
3
–
3
–
4
–
5
ns
4, 5, 12
OE Low to output in low Z
0
–
0
–
0
–
0
–
ns
4, 5
OE High to output in high Z
–
3
–
3
–
4
–
5
ns
4, 5
Power up time
0
–
0
–
0
–
0
–
ns
4, 5, 12
Power down time
–
10
–
12
–
15
–
20
ns
4, 5, 12
Undefined / don’t care
Falling input
Rising input
Address
D
OUT
Data valid
t
OH
t
AA
t
RC
supply
Current
CE2
OE
D
OUT
t
OE
t
OLZ
t
ACE1
,
tACE2
t
CHZ1
, t
CHZ2
t
CLZ1
, t
CLZ2
t
PU
t
PD
I
CC
I
SB
50%
50%
Data valid
t
RC1
t
OHZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C31024B-10JC | 3.3V 128K X 8 CMOS SRAM |
| AS7C31024B-10JCN | 8-Bit Parallel-Out Serial Shift Registers 14-TVSOP -40 to 85 |
| AS7C31024B-10STC | 8-Bit Parallel-Out Serial Shift Registers 14-TVSOP -40 to 85 |
| AS7C31024B-10STCN | 3.3V 128K X 8 CMOS SRAM |
| AS7C31024B-10TC | 8-Bit Parallel-Out Serial Shift Registers 14-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C31024A-10JC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-10JI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-10STC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-10STI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-10TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。