- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381310 > AS4LC4M16S0-10FTC (ALLIANCE SEMICONDUCTOR CORP) 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | AS4LC4M16S0-10FTC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| 中文描述： | 4M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 566K |
| 代理商： | AS4LC4M16S0-10FTC |
10
ALLIANCE SEMICONDUCTOR
7/5/00
AS4LC4M16S0
AS4LC16M4S0
Device operation
Command
Pin settings
Description
Power up
The following sequence must be performed prior to normal
operation.
1.
Apply power, start clock, and assert CKE and DQM high. All other
signals are NOP
2.
After power-up, pause for a minimum of 200μs.
CKE/DQM = high; all others NOP
3.
Precharge both banks.
4.
Perform Mode Register Set command to initialize mode register.
5.
Perform a minimum of 8 auto refresh cycles to stabilize internal
circuitry.
(Steps 4 and 5 may be interchanged.)
The mode register stores the user selected opcode for the SDRAM
operating modes. The CAS latency burst length, burst type, test mode
and other vendor specific functions are selected/programmed during
the Mode Register Set command cycle. The default setting of the
mode register is not defined after power-up. The power-up and mode
register set cycle must be executed prior to normal SDRAM operation.
Refer to the Mode Register Set table and timing for details.
The SDRAM performs a “no operation” (NOP) when RAS, CAS, and
WE = high. Since the NOP performs no operation, it may be used as
await state in performing normal SDRAM functions. The SDRAM is
deselected when CS is high. CS high disables the command decoder
such that RAS, CAS, WE and address inputs are ignored. Device
deselection is also considered a NOP
The SDRAM is configured with four internal banks. Use the Bank
Activate command to select a row in one of the idle banks. Initiate
aread or write operation after t
RCD
(min) from the time of bank
activation.
Use the Burst Read command to access a consecutive burst of data
from an active row in an active bank. Burst read can be initiated on
any column address of an active row. The burst length, sequence and
latency are determined by the mode register setting. The first output
data appears after the CAS latency from the read command. The
output goes into a high impedance state at the end of the burst
(BL = 1,2,4,8) unless a new burst read is initiated to form a gapless
output data stream. Terminate the burst with a burst stop command,
precharge command to the same bank or another burst read/write.
Use the Burst Write command to write data into the SDRAM on
consecutive clock cycles to adjacent column addresses. The burst
length and addressing mode is determined by the mode register
opcode. Input the initial write address in the same clock cycle as the
Burst Write command. Terminate the burst with a burst stop
command, precharge command to the same bank or another burst
read/write.
Use DQM to mask input and output data on a cycle-by-cycle basis. It
disables the output buffers in a read operation and masks input data in
a write operation. The output data is invalid 2 clocks after DQM
assertion (2 clock latency). Input data is masked on the same clock as
DQM assertion (0 clock latency).
Mode register set
CS = RAS = CAS = WE = low;
A0~A11 = opcode
Device deselect and no
operation
CS = high
Bank activation
CS = RAS = low; CAS = WE =
high; A0~A10 = row address;
BA0~BA1 = bank select
Burst read
CS = CAS = A10 = low; RAS =
WE = high; BA0~BA1 = bank
select, A0~A8 = column
address; (A9 = don’t care for
8M
×
8; A8,A9 = don’t care for
4M
×
16)
Burst write
CS = CAS = WE = A10 = low;
RAS = high; A0~A9 = column
address; (A9 = don’t care for
8M
×
8; A8,A9 = don’t care for
4M
×
16)
UDQM/LDQM (
×
16),
DQM (
×
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS4LC4M16S0-10TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-10FTC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-10TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-75TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-8TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS4LC4M16S0-10TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC4M16S0-75TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC4M16S0-8TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC4M4 | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:4M x 4 CMOS DRAM WITH FAST PAGE MODE, 3.3V |
| AS4LC4M4883C | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:4 MEG x 4 DRAM 3.3V, EDO PAGE MODE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。