參數(shù)資料
型號: AN460
廠商: NXP Semiconductors N.V.
英文描述: Using the P82B96 for bus interface
中文描述: 使用總線接口P82B96
文件頁數(shù): 6/8頁
文件大?。?/td> 66K
代理商: AN460
Philips Semiconductors
Application note
AN460
Using the P82B96 for bus interface
2001 Feb 14
6
Terminology
Because the I
2
C bus handles bi-directional data flow, any buffer
device must be bi-directional. So inputs are also outputs. Describing
a buffer operation without reference to ‘input’ and ‘output’ signals
presents difficulties: forgive the occasional use of these descriptions.
We also make assumptions about the possible system connections
to the chip, but these should not be taken to imply restrictions. In
many of the applications described it would also be possible to
exchange the terms ‘I
2
C’ and ‘Buffered’ bus.
Sx and Sy: the I
2
C side
We have named one side of the P82B96 the ‘I
2
C’ side (Sx and Sy).
We intend that this I/O pin will mostly be connected to a normal 5V
I
2
C bus comprising just a few chips and short wiring — for example
a system not more complex than the I
2
C demonstration boards such
as OM4151 or OM1016. While this I/O pin is COMPATIBLE with
normal I
2
C signals, the logic voltage thresholds we use on this ‘I
2
C’
pin are non-standard.
Tx, Rx, and Ty, Ry: the buffered side
The other side of the chip features the separated input and output
pins Tx and Rx. While that provides the possibility to include
opto-couplers or to interface to other bus systems, in many
applications those two pins will simply be linked together to form an
I/O with properties exactly the same as any conventional I
2
C bus
product. We refer to the linked Rx/Tx I/O as the ‘buffered’ bus side.
This buffered I/O is intended for connection into all the unusual bus
systems — anything from 2 V to 15 V, with currents from microamps
to 30 mA static sink, and conventional 0.4 V saturation. Its input
logic threshold adapts to be always half the P82B96 V
CC
.
When the buffered bus pull-ups return to V
CC
the buffered bus is
fully I
2
C compliant.
Comparison between the P82B96 and the P82B715
bus extender
In the P82B96 the I
2
C and buffered bus loads are independent. The
bus loading on one input does not influence the load to be driven by
devices connected to the corresponding ‘buffered’ output. While the
I
2
C and buffered ports of one P82B96 share a common GND
connection, opto-coupling the buffered signals allows connection to
another I
2
C bus operating on a separate, isolated ground (Figures 4
and 5).
This is not the case in the P82B715 bus extender, which operates
by providing linear x10 current amplification of the bus current sink
capability in one direction only. Its two sides are linked by an internal
30
resistor. This means that the loading on one side of the chip is
always part of the loading seen at the other side. It does not allow
different logic levels between busses having different voltages. The
bus voltages on each side of P82B715 are always matched within
100 mV.
The P82B96 is not pin-compatible with the P82B715, but its 30 mA
static sink capability will overlap some P82B715 applications.
P82B96 can also directly drive the 10x load that P82B715
drives — and P82B96 extends operation down to 2 V supply.
P82B96 FEATURES
Buffered bus drive capability
The 30 mA buffered bus static sink capability is useful when driving
opto-couplers.
It is also possible to drive low impedance, high voltage, long busses
directly from the P82B96, but the overall performance will be
dependent on the characteristics of the bus
and it is difficult to fully
address this in the specifications for the P82B96.
1. The 30 mA Tx and Ty outputs do not guarantee full 100 kHz
operation when directly driving a long, high voltage bus. This is
because a 15 V supply and 30 mA static drive implies a
minimum pull-up resistor of 500
. With 500
, a 4 nF bus load
means a time-constant of 2
μ
secs., which exceeds the I
2
C
risetime specification.
On 5 V, the 30 mA drive permits a pull-up of 167
, so the time
constant with a 4 nF bus load easily permits full 100 kHz
operation.
Typically, applications for long, high voltage, busses will use low
speeds. For example the clock speed will usually be chosen
lower than 30 kHz when working with a bus longer than 100
meters.
2. If the buffered side is used to directly drive long wires then
‘ringing’ on the output bus becomes a possibility, with a strong
probability that the I/O pin will be driven below the ground
potential.
The P82B96 does not allow I/O pins to be driven below ground
or above 15 V. Therefore
for long, ‘dirty’ busses we recommend
the use of external schottky diode and zener clamps (Figure 7).
Table 1. Table of drive capability
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
Type of application
Normal 5 V I
2
C
Will drive bus load
All normal I
2
C loads
To guaranteed clock
100 kHz
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
相關(guān)PDF資料
PDF描述
AN48800A Circular Connector; No. of Contacts:26; Series:MS27656; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:17-26 RoHS Compliant: No
AN48810B Low current consumption, high sensitivity CMOS Hall IC One-way magnetic field operation
AN504 Video Crosspoint Switch Simplifies Large Matrix Designs
AN5071 TV Tuner Band-Switch IC 31V-Voltage Regulator Built-in
AN5095 Single chip IC with I2C bus interface for PAL/NTSC color TV system
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN46-13 制造商:AN# - MILITARY 功能描述:
AN463 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:60HC05K0 Infra-red Remote Control
AN-467 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Taking Advantage of ECL Minimum-Skew Clock Drivers
AN-468 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Taking Advantage of ECL Minimum-Skew Clock Drivers
AN-469 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Taking Advantage of ECL Minimum-Skew Clock Drivers