- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C874VC (ADVANCED MICRO DEVICES INC) NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | AM79C874VC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP80 |
| 封裝： | 12 X 12 MM, PLASTIC, MO-136BAM, TQFP-80 |
| 文件頁數(shù)： | 18/60頁 |
| 文件大?。?/td> | 869K |
| 代理商： | AM79C874VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
18
Am79C874
P R E L I M I N A R Y
Savings Mechanisms
section). All of the amplification
ratio and slicer thresholds are set by the on-chip band-
gap reference.
In 100BASE-FX mode, signal will be received through
a PECL receiver, and directly passed to the clock re-
covery for data/clock extraction. In FX mode, the
scrambler/descrambler cipher will be bypassed.
4B/5B Encoder/Decoder
The 100 Mbps process in the NetPHY-1LP device uses
the 4B/5B encoding scheme as defined in IEEE 802.3,
Section 24. This scheme converts between raw data on
the MII and encoded data on the media pins. The en-
coder converts raw data to the 4B/5B code. It also in-
serts the stream boundary delimiters (/J/K/ and /T/R/)
at the beginning and end of the data stream as appro-
priate. The decoder converts between encoded data
on the media pins and raw data on the MII. It also de-
tects the stream boundary delimiters to help determine
the start and end of packets. The code-group mapping
is defined in Table 2.
The 4B/5B encoding is bypassed when MII Register
21, bit 1 is set to
“
1
”
, or the PCSBP pin (pin 1) is
strapped high.
Scrambler/Descrambler
The 4B/5B encoded data has repetitive patterns which
result in peaks in the RF spectrum large enough to
keep the system from meeting the standards set by
regulatory agencies such as the FCC. The peaks in the
radiated signal are reduced significantly by scrambling
the transmitted signal. Scramblers add the output of a
random generator to the data signal. The resulting sig-
nal has fewer repetitive data patterns.
After reset, the scrambler seed in each port will be set
to the PHY address value to help improve the EMI per-
formance of the device.
The scrambled data stream is descrambled at the re-
ceiver by adding it to the output of another random gen-
erator. The receiver
’
s random generator uses the same
function as the transmitter
’
s random generator.
In 100BASE-TX mode, all 5-bit transmit data streams
are scrambled as defined by the TP-PMD Stream
Cipher function in order to reduce radiated emissions
on the twisted pair cable. The scrambler encodes a
plain text NRZ bit stream using a key stream periodic
sequence of 2047 bits generated by the recursive
linear function:
X[n] = X[n-11] + X[n-9] (modulo 2)
The scrambler reduces peak emissions by randomly
spreading the signal energy over the transmit
frequency range, thus eliminating peaks at a single fre-
quency.
When MII Register 21, bit 2 is set to
“
1,
”
the data
scrambling function is disabled and the 5-bit data
stream is clocked directly to the device
’
s PMA sublayer.
L
ink Monitor
Signal levels are detected through a squelch detection
circuit. A signal detect (SD) circuit following the equal-
izer is asserted high whenever the peak detector
senses a post-equalized signal with a peak-to-ground
voltage level larger than 400 mV. This is approximately
40 percent of the normal signal voltage level. In addi-
tion, the energy level must be sustained longer than
2 ms in order for the signal detect to be asserted. It gets
de-asserted approximately 1 ms after the energy level
is consistently less than 300 mV from peak-to-ground.
The link signal is forced to low during a local loopback
operation (i.e., when MII Register 0, bit 14, Loopback is
asserted) and forced to high when a remote loopback
is taking place (i.e., when MII Register 21, bit 3,
EN_RPBK, is set).
In 100BASE-TX mode, when no signal or an invalid sig-
nal is detected on the receive pair, the link monitor will
enter in the
“
link fail
”
state where only the scrambled
idle code will be transmitted. When a valid signal is de-
tected for a minimum period of time, the link monitor will
then enter the link pass state when transmit and re-
ceive functions are entered.
In 100BASE-FX mode, the external fiber-optic receiver
performs the signal energy detection function and com-
municates this information directly to the NetPHY-1LP
device through the SDI+ pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C875 | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C875KC | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C875KI | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C901AJC | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJCT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C874VD | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
| AM79C874VF | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
| AM79C874VI | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
| AM79C874WW | 制造商:Advanced Micro Devices 功能描述:8" WAFER, DIE IN WAFER FORM, SINGLE PORT ETHERNET 10/100 - Trays |
| AM79C875 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。