參數(shù)資料
型號(hào): AM79C874VC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 網(wǎng)絡(luò)接口
英文描述: NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP80
封裝: 12 X 12 MM, PLASTIC, MO-136BAM, TQFP-80
文件頁(yè)數(shù): 14/60頁(yè)
文件大?。?/td> 869K
代理商: AM79C874VC
14
Am79C874
P R E L I M I N A R Y
Note:
If 7-Wire mode is chosen the polarity of the LED
should be reversed and the cathode of the LED should
be tied to ground.
LEDSPD[0]/LEDBTA/FX_SEL
100 Mbps Speed LED/Advanced LED/Fiber Select
Input/Output, Pull-Up
When this pin is pulled low via a 1 k resistor, on the
rising edge of reset, the device will be enabled for
100BASE-FX operation. When no pull-down resistor is
present, on the rising edge of reset, the device will be
enabled for 100BASE-TX or 10BASE-T operation.
When the standard LED configuration is enabled (see
LEDRX/LEDSEL pin description), this pin serves as the
100 Mbps speed LED. A logic low level indicates 100
Mbps operation. A logic high level indicates 10 Mbps
operation. Refer to Table 4 and Figure 5 in the
LED Port
Configuration
section to determine the correct polarity
of the LED.
When the advanced LED configuration is enabled, this
pin works in conjunction with LEDTX/LEDBTB (pin 47).
Refer to Table 5 and Figure 6 in the
LED Port Configu-
ration
section to determine the correct polarity of the bi-
directional LED.
LEDTX/LEDBTB
Transmit LED/Advanced LED
When the standard LED configuration is enabled (see
LEDRX/LEDSEL pin description), this pin serves as the
transmit LED. This pin toggles between high and low
when data is transmitted. Refer to Table 4 and Figure 5
in the
LED Port Configuration
section to determine the
correct polarity of the LED.
Output
When the advanced LED configuration is enabled, this
pin works in conjunction with LEDSPD[0]/LEDBTA/
FX_SEL (pin 44). Refer to Table 5 and Figure 6 in the
LED Port Configuration
section to determine the cor-
rect polarity of the bi-directional LED.
LEDSPD[1]/LEDTXA/CLK25EN
10 Mbps Speed LED/Advanced LED/25 MHz Clock
Enable
When this pin is pulled low via a 1 k resistor, on the
rising edge of reset, the device will output a 25 MHz
clock on CLK25 (pin 6). When no pull-down resistor is
present, on the rising edge of reset, CLK25 is inactive.
Input/Output, Pull-Up
When the standard LED configuration is enabled (see
LEDRX/LEDSEL pin description), this pin serves as the
10 Mbps speed LED. A logic low level indicates 10
Mbps operation. A logic high level indicates 100 Mbps
operation. Refer to Table 4 and Figure 5 in the
LED Port
Configuration
section to determine the correct polarity
of the LED.
When the advanced LED configuration is enabled, this
pin works in conjunction with LEDDPX/LEDTXB (pin
58). Refer to Table 5 and Figure 6 in the
LED Port Con-
figuration
section to determine the correct polarity of
the bi-directional LED.
LEDDPX/LEDTXB
Duplex LED/Advanced LED
When the standard LED configuration is enabled (see
LEDRX/LEDSEL description), this pin serves as the
duplex LED. A logic low level indicates full duplex oper-
ation. A logic high level indicates half duplex operation.
See Table 4 and Figure 5 in the
LED Port Configuration
section to determine the correct polarity of the LED.
Output
When the advanced LED configuration is enabled, this
pin works in conjunction with LEDSPD[1] LEDTXA/
CLK25EN (pin 57). Refer to Table 5 and Figure 6 in the
LED Port Configuration
section to determine the cor-
rect polarity of the bi-directional LED.
Bias
IBREF
Reference Bias Resistor
This pin must be tied to an external 10.0 k (1%) resis-
tor which should be connected to ground. The 1% re-
sistor provides the bandgap reference voltage.
Power and Ground
PLLVCC, OVDD1, OVDD2, VDD1, VDD2, CRVVCC,
ADPVCC, EQVCC, REFVCC, TVCC1, TVCC2
Power Pins
These pins are 3.3 V power for sections of the
NetPHY-1LP device as follows:
Analog
Power
PLLVCC is power for the PLL; OVDD1 and OVDD2 are
power for the I/O; VDD1 and VDD2 are power for the
digital logic; CRVVCC is power for clock recovery; AD-
PVCC and EQVCC are power for the equalizer;
REFVCC is power for the bandgap reference; and
TVCC1 and TVCC2 are power for the transmit driver.
PLLGND, OGND1, OGND2, DGND1, DGND2,
CRVGND, EQGND, REFGND, TGND1, TGND2
Ground Pins
These pins are ground for the power pins as follows:
Power
PLLGND is ground for PLLVCC; OGND is ground for
OVDD; DGND is ground for VDD; CRVGND is ground
for CRVVCC and ADPVCC; EQGND is ground for
EQVCC; REFGND is ground for REFVCC; and TGND
is ground for TVCC.
Note:
Bypass capacitors of 0.1 F between the power
and ground pins are recommended. The four areas
where the capacitors must be very close to the pins
(within 3 mm) are the PLL (pins 10 and 11), Clock Re-
covery (pins 51 and 52), Equalizer (pins 60 and 65),
and Bandgap Reference (pins 71 and 73) areas. The
other bypass capacitors should be placed as close to
the pins as possible.
相關(guān)PDF資料
PDF描述
AM79C875 NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KC NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KI NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C901AJC HomePHY Single-Chip 1/10 Mbps Home Networking PHY
AM79C901AJCT HomePHY Single-Chip 1/10 Mbps Home Networking PHY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C874VD 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874VF 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874VI 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874WW 制造商:Advanced Micro Devices 功能描述:8" WAFER, DIE IN WAFER FORM, SINGLE PORT ETHERNET 10/100 - Trays
AM79C875 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver