參數(shù)資料
型號: AM50DL128CG
英文描述: 2 x 64 Mbit (8 M x 8-Bit/4 M x 16-Bit) CMOS and 64 Mbit (2 M x 16-Bit) Pseudo Static RAM (Preliminary)
中文描述: 2 × 64兆位(8米× 8位/ 4米× 16位)的CMOS和64兆位(2米× 16位),偽靜態(tài)存儲器(初步)
文件頁數(shù): 45/70頁
文件大?。?/td> 1042K
代理商: AM50DL128CG
44
Am50DL9608G
May 19, 2003
P R E L I M I N A R Y
Notes:
1.
The I
CC
current listed is typically less than 2 mA/MHz, with OE# at
V
IH
.
Maximum I
CC
specifications are tested with V
CC
= V
CC
max.
I
active while Embedded Erase or Embedded Program is in
progress.
2.
3.
4.
Automatic sleep mode enables the low power mode when
addresses remain stable for t
ACC
+ 30 ns. Typical sleep mode
current is 200 nA.
Not 100% tested.
2 Flash stack together
double the current limit from 5
10
μA
5.
6.
FLASH DC CHARACTERISTICS
CMOS Compatible
Parameter
Symbol
Parameter Description
Test Conditions
Min
Typ
Max
Unit
I
LI
Input Load Current
V
IN
= V
SS
to V
CC
,
V
CC
= V
CC
max
V
CC
= V
CC max
; RESET# = 12.5 V
V
OUT
= V
SS
to V
CC
,
V
CC
= V
CC max
V
CC
= V
CC max
; RESET# = 12.5 V
±
1.0
μA
I
LIT
RESET# Input Load Current
35
μA
I
LO
Output Leakage Current
±
1.0
μA
I
LR
Reset Leakage Current
35
μA
I
LIA
ACC Input Leakage Current
V
CC
= V
CC max
, WP#/ACC = V
ACC max
35
μA
I
CC1
f
Flash V
CC
Active Read Current
(Notes 1, 2)
CE#f = V
IL
,
OE# =
V
IH
, Word
Mode
5 MHz
10
16
mA
1 MHz
2
4
I
CC2
f
Flash V
CC
Active Write Current (Notes 2, 3) CE#f = V
IL
,
OE# =
V
IH
, WE# = V
IL
15
30
mA
I
CC3
f
Flash V
CC
Standby Current (Note 2)
V
f = V
, CE#f, RESET#,
WP#/ACC = V
CC
f
±
0.3 V
V
f = V
, RESET# = V
SS
±
0.3 V,
WP#/ACC = V
CC
f
±
0.3 V
V
CC
f = V
CC max
, V
IH
= V
CC
±
0.3 V;
V
IL
= V
SS
0.2
10
μA
I
CC4
f
Flash V
CC
Reset Current (Note 2)
0.2
10
μA
I
CC5
f
Flash V
Current Automatic Sleep Mode
(Notes 2, 4)
0.2
10
μA
I
CC6
f
Flash V
Active Read-While-Program
Current (Notes 1, 2)
CE#f = V
IL
,
OE# = V
IH
21
45
mA
I
CC7
f
Flash V
Active Read-While-Erase
Current (Notes 1, 2)
CE#f = V
IL
, OE# = V
IH
21
45
mA
I
CC8
f
Flash V
Active
Program-While-Erase-Suspended Current
(Notes 2, 5)
CE#f = V
IL
, OE#f = V
IH
17
35
mA
V
IL
Input Low Voltage
–0.2
0.8
V
V
IH
Input High Voltage
2.4
V
CC
+ 0.2
V
V
HH
Voltage for WP#/ACC Program
Acceleration and Sector
Protection/Unprotection
8.5
9.5
V
V
ID
Voltage for Sector Protection, Autoselect
and Temporary Sector Unprotect
11.5
12.5
V
V
OL
Output Low Voltage
I
OL
= 4.0 mA, V
CC
f = V
CC
s = V
CC min
0.45
V
V
OH1
Output High Voltage
I
OH
= –2.0 mA, V
CC
f = V
CC
s = V
CC min
0.85 x
V
CC
V
V
OH2
I
OH
= –100 μA, V
CC
= V
CC min
V
CC
–0.4
V
LKO
Flash Low V
CC
Lock-Out Voltage (Note 5)
2.3
2.5
V
相關(guān)PDF資料
PDF描述
AM50DL128CH Am50DL128CH - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM52-0001 1.2 W High Efficiency Power Amplifier 800 - 960 MHz
AM52-0001SMB 1.2 W High Efficiency Power Amplifier 800 - 960 MHz
AM52-0001TR 1.2 W High Efficiency Power Amplifier 800 - 960 MHz
AM52-0002 Industrial Control IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM50DL128CG70IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128CG70IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128CG85IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128CG85IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128CH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am50DL128CH - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM