- 您現在的位置：買賣IC網 > PDF目錄364671 > AM42DL6402G 150NS, SOIC, IND TEMP(EEPROM) PDF資料下載
參數資料
| 型號： | AM42DL6402G |
| 英文描述： | 150NS, SOIC, IND TEMP(EEPROM) |
| 中文描述： | 64兆位（8米x8Bit/4M x16Bit）閃存和SRAM（初步） |
| 文件頁數： | 54/60頁 |
| 文件大?。?/td> | 956K |
| 代理商： | AM42DL6402G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁
March 4, 2002
Am42DL16x2D
53
P R E L I M I N A R Y
AC CHARACTERISTICS
SRAM Write Cycle
Notes:
1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.
1. t
CW
is measured from CE1#s going low to the end of write.
2. t
WR
is measured from the end of write to the address change. t
WR
applied in case a write ends as CE1#s or WE# going high.
3. t
AS
is measured from the address valid to the beginning of write.
4. A write occurs during the overlap (t
WP
) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when
asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A
write ends at the earliest transition when CE1#s goes high and WE# goes high. The t
WP
is measured from the beginning of write
to the end of write.
Figure 30.
SRAM Write Cycle—WE# Control
Parameter
Symbol
Description
Speed Options
Unit
70
85
t
WC
Write Cycle Time
Min
70
85
ns
t
Cw
Chip Enable to End of Write
Min
60
70
ns
t
AS
Address Setup Time
Min
0
ns
t
AW
Address Valid to End of Write
Min
60
70
ns
t
BW
UB#s, LB#s to End of Write
Min
60
70
ns
t
WP
Write Pulse Time
Min
50
60
ns
t
WR
Write Recovery Time
Min
0
ns
t
WHZ
Write to Output High-Z
Min
0
ns
Max
20
25
t
DW
Data to Write Time Overlap
Min
30
35
ns
t
DH
Data Hold from Write Time
Min
0
ns
t
OW
End Write to Output Low-Z
Min
5
ns
Address
CE1#s
Data Undefined
UB#s, LB#s
WE#
Data In
Data Out
t
WC
t
CW
(See Note 2)
t
AW
High-Z
High-Z
Data Valid
CE2s
t
CW
(See Note 2)
t
BW
t
(See Note 5)
t
AS
(See Note 4)
t
WR
(See Note 3)
t
WHZ
t
DW
t
DH
t
OW
相關PDF資料 |
PDF描述 |
|---|---|
| AM42DL6404G | 64 Mbit (8 M x 8-Bit/4 M x 16-Bit) CMOS and 4 Mbit (256 K x 16-Bit) Static RAM (Preliminary) |
| AM42DL640AG | 200NS, CERDIP, 883C; LEV B COMPLIANT(EEPROM) |
| AM42DL640AH | 200NS, TSOP, IND TEMP(EEPROM) |
| AM42SERIES | GaAs MMIC VSAT Power Amplifier， 2W， 5.9-6.4 GHz |
| AM42-0040 | GaAs MMIC VSAT Power Amplifier, 2W 5.9 - 6.4 GHz |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM42DL6402G70IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL6402G70IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL6402G85IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL6402G85IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL6404G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64 Mbit (8 M x 8-Bit/4 M x 16-Bit) CMOS and 4 Mbit (256 K x 16-Bit) Static RAM (Preliminary) |
發(fā)布緊急采購，3分鐘左右您將得到回復。