- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366539 > AM41PDS3228DT11IT (ADVANCED MICRO DEVICES INC) 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Page Mode Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | AM41PDS3228DT11IT |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 存儲(chǔ)器 |
| 英文描述： | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Page Mode Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| 封裝： | 8 X 11.60 MM, FBGA-73 |
| 文件頁數(shù)： | 53/59頁 |
| 文件大?。?/td> | 560K |
| 代理商： | AM41PDS3228DT11IT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁
52
Am41PDS3228D
May 13, 2002
P R E L I M I N A R Y
SRAM AC CHARACTERISTICS
Write Cycle
Notes:
1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.
2. t
CW
is measured from CE1#s going low to the end of write.
3. t
WR
is measured from the end of write to the address change. t
WR
applied in case a write ends as CE1#s or WE# going high.
4. t
AS
is measured from the address valid to the beginning of write.
5. A write occurs during the overlap (t
WP
) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when
asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A
write ends at the earliest transition when CE1#s goes high and WE# goes high. The t
WP
is measured from the beginning of write
to the end of write.
Figure 30.
SRAM Write Cycle—WE# Control
Parameter
Symbol
Description
10, 11
Unit
t
WC
Write Cycle Time
Min
70
ns
t
Cw
Chip Enable to End of Write
Min
60
ns
t
AS
Address Setup Time
Min
0
ns
t
AW
Address Valid to End of Write
Min
60
ns
t
BW
UB#s, LB#s to End of Write
Min
60
ns
t
WP
Write Pulse Time
Min
50
ns
t
WR
Write Recovery Time
Min
0
ns
t
WHZ
Write to Output High-Z
Min
0
ns
Max
20
t
DW
Data to Write Time Overlap
Min
30
ns
t
DH
Data Hold from Write Time
Min
0
ns
t
OW
End Write to Output Low-Z
min
5
ns
Address
CS1#s
Data Undefined
UB#s, LB#s
WE#
Data In
Data Out
t
WC
t
CW
(See Note 2)
t
AW
High-Z
High-Z
Data Valid
CS2s
t
CW
(See Note 2)
t
BW
t
WP
(See Note 5)
t
(See Note 4)
t
WR
(See Note 3)
t
WHZ
t
DW
t
DH
t
OW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42DL1612DB30IS | Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DT30IS | Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DT30IT | Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DT35IS | Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DT35IT | Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42 | 制造商:TEMPATRON 功能描述:CAM TIMER HOURS GEAR KIT |
| AM-420 | 功能描述:RESIDENTIAL DMM MANUAL 3.5 DIG 制造商:amprobe 系列:AM 零件狀態(tài):在售 樣式:手持型 類型:數(shù)字（DMM） 顯示數(shù)字:4 顯示類型:LCD 顯示計(jì)數(shù):1999 功能:電壓，電流，電阻 功能，額外:電池測(cè)試，連續(xù)性，二極管測(cè)試 特性:自動(dòng)關(guān)閉，保持 范圍:手動(dòng) 響應(yīng):平均值 包括:電池，手冊(cè) 標(biāo)準(zhǔn)包裝:1 |
| AM42-0002 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwave/Millimeter Wave Amplifier |
| AM42-0002_V6 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:GaAs MMIC VSAT Power Amplifier, 1.4 W |
| AM42-0002-DIE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwave/Millimeter Wave Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。