- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376486 > AM41DL3208GB30IT (Spansion Inc.) LJT 79C 79#22D PIN RECP PDF資料下載
參數(shù)資料
| 型號： | AM41DL3208GB30IT |
| 廠商： | Spansion Inc. |
| 英文描述： | LJT 79C 79#22D PIN RECP |
| 中文描述： | 堆疊式多芯片封裝（MCP）閃存和SRAM |
| 文件頁數(shù)： | 34/65頁 |
| 文件大?。?/td> | 1288K |
| 代理商： | AM41DL3208GB30IT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
February 13, 2002
Am41DL3208G
33
P R E L I M I N A R Y
Table 16.
Command Definitions (Flash Byte Mode)
Legend:
X = Don
’
t care
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses
latch on the falling edge of the WE# or CE#f pulse, whichever happens
later.
PD = Data to be programmed at location PA. Data latches on the rising
edge of WE# or CE#f pulse, whichever happens first.
SADD = Address of the sector to be verified (in autoselect mode) or
erased. Address bits A20
–
A12 uniquely select any sector.
BA = Address of the bank that is being switched to autoselect mode, is
in bypass mode, or is being erased.
Notes:
1.
2.
3.
See Table 1 for description of bus operations.
All values are in hexadecimal.
Except for the read cycle and the fourth cycle of the autoselect
command sequence, all bus cycles are write cycles.
Data bits DQ15
–
DQ8 are don
’
t care in command sequences,
except for RD and PD.
Unless otherwise noted, address bits A20
–
A12 are don
’
t cares.
No unlock or command cycles required when bank is in read
mode.
The Reset command is required to return to reading array data
(or to the erase-suspend-read mode if previously in Erase
Suspend) when a bank is in the autoselect mode, or if DQ5 goes
high (while the bank is providing status information).
The fourth cycle of the autoselect command sequence is a read
cycle. The system must provide the bank address to obtain the
manufacturer ID, device ID, or SecSi Sector factory protect
information. Data bits DQ15
–
DQ8 are don
’
t care. See the
Autoselect Command Sequence section for more information.
4.
5.
6.
7.
8.
9.
The device ID must be read across three cycles. The device ID is
00h for top boot and 01h for bottom boot.
10. The data is 80h for factory locked and 00h for not factory locked.
11. The data is 00h for an unprotected sector/sector block and 01h
for a protected sector/sector block.
12. The Unlock Bypass command is required prior to the Unlock
Bypass Program command.
13. The Unlock Bypass Reset command is required to return to
reading array data when the bank is in the unlock bypass mode.
14. The system may read and program in non-erasing sectors, or
enter the autoselect mode, when in the Erase Suspend mode.
The Erase Suspend command is valid only during a sector erase
operation, and requires the bank address.
15. The Erase Resume command is valid only during the Erase
Suspend mode, and requires the bank address.
16. Command is valid when device is ready to read array data or when
device is in autoselect mode.
Command
Sequence
(Note 1)
C
Bus Cycles (Notes 2
–
5)
Third
Addr
Data
First
Second
Addr
Fourth
Fifth
Sixth
Addr
RA
XXX
Data
RD
F0
Data
Addr
Data
Addr
Data
Addr
Data
Read (Note 6)
Reset (Note 7)
1
1
A
Manufacturer ID
4
AAA
AA
555
55
(BA)
AAA
(BA)
AAA
(BA)
AAA
(BA)
AAA
AAA
AAA
AAA
AAA
90
(BA) 00
01
Device ID (Note 9)
6
AAA
AA
555
55
90
(BA) 02
7E
(BA)
1C
0A
(BA)
1E
00/01
SecSi
Sector Factory Protect
(Note 10)
Sector Protect Verify
(Note 11)
Enter SecSi Sector Region
Exit SecSi Sector Region
Program
Unlock Bypass
Unlock Bypass Program (Note 12)
Unlock Bypass Reset (Note 13)
Chip Erase
Sector Erase
Erase Suspend (Note 14)
Erase Resume (Note 15)
CFI Query (Note 16)
4
AAA
AA
555
55
90
(BA)
X06
(SADD)
X04
82/02
4
AAA
AA
555
55
90
00
01
3
4
4
3
2
2
6
6
1
1
1
AAA
AAA
AAA
AAA
XXX
XXX
AAA
AAA
BA
BA
55
AA
AA
AA
AA
A0
90
AA
AA
B0
30
98
555
555
555
555
PA
XXX
555
555
55
55
55
55
PD
00
55
55
88
90
A0
20
XXX
PA
00
PD
AAA
AAA
80
80
AAA
AAA
AA
AA
555
555
55
55
AAA
SADD
10
30
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM41DL3208GB35IT | Circular Connector; No. of Contacts:79; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:21; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
| AM41DL3208GB40IT | LJT 41C 41#20 PIN RECP |
| AM41DL3208GB45IT | LJT 41C 41#20 PIN WALL RECP |
| AM41DL3208GB70I | Circular Connector; No. of Contacts:41; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:21; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
| AM41DL3208GB70IT | Circular Connector; No. of Contacts:41; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:21; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM41DL3208GB35IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM |
| AM41DL3208GB40IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM |
| AM41DL3208GB45IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM41DL3208GB55IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM |
| AM41DL3208GB70I | 制造商:Spansion 功能描述:COMBO 2MX16/4MX8 FLASH + 512KX16/1MX8 SRAM 3V/3.3V 73FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。