- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366481 > AM29LV128MH93FI (Advanced Micro Devices, Inc.) 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control PDF資料下載
參數(shù)資料
| 型號(hào)： | AM29LV128MH93FI |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control |
| 中文描述： | 128兆位（8 M中的x 16-Bit/16 M中的x 8位）的MirrorBit⑩3.0伏特，只有統(tǒng)一部門閃存與VersatileI內(nèi)存/ O控制 |
| 文件頁(yè)數(shù)： | 31/65頁(yè) |
| 文件大小： | 1222K |
| 代理商： | AM29LV128MH93FI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
September 9, 2003
Am29LV128MH/L
29
D A T A S H E E T
means that Write Buffer Programming cannot be per-
formed across multiple sectors. If the system attempts
to load programming data outside of the selected
write-buffer page, the operation will abort.
Note that if a Write Buffer address location is loaded
multiple times, the address/data pair counter will be
decremented for every data load operation. The host
system must therefore account for loading a
write-buffer location more than once. The counter dec-
rements for each data load operation, not for each
unique write-buffer-address location. Note also that if
an address location is loaded more than once into the
buffer, the final data loaded for that address will be
programmed.
Once the specified number of write buffer locations
have been loaded, the system must then write the Pro-
gram Buffer to Flash command at the sector address.
Any other address and data combination aborts the
Write Buffer Programming operation. The device then
begins programming. Data polling should be used
while monitoring the last address location loaded into
the write buffer. DQ7, DQ6, DQ5, and DQ1 should be
monitored to determine the device status during Write
Buffer Programming.
The write-buffer programming operation can be sus-
pended using the standard program suspend/resume
commands. Upon successful completion of the Write
Buffer Programming operation, the device is ready to
execute the next command.
The Write Buffer Programming Sequence can be
aborted in the following ways:
■
Load a value that is greater than the page buffer
size during the Number of Locations to Program
step.
■
Write to an address in a sector different than the
one specified during the Write-Buffer-Load com-
mand.
■
Write an Address/Data pair to a different
write-buffer-page than the one selected by the
Starting Address during the write buffer data load-
ing stage of the operation.
■
Write data other than the Confirm Command after
the specified number of data load cycles.
The abort condition is indicated by DQ1 = 1, DQ7 =
DATA# (for the last address location loaded), DQ6 =
toggle, and DQ5=0. A Write-to-Buffer-Abort Reset
command sequence must be written to reset the de-
vice for the next operation. Note that the full 3-cycle
Write-to-Buffer-Abort Reset command sequence is re-
quired when using Write-Buffer-Programming features
in Unlock Bypass mode.
Programming is allowed in any sequence and across
sector boundaries.
A bit cannot be programmed
from “0” back to a “1.”
Attempting to do so may
cause the device to set DQ5 = 1, or cause the DQ7
and DQ6 status bits to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a “0”
to a “1.”
Accelerated Program
The device offers accelerated program operations
through the WP#/ACC pin. When the system asserts
V
HH
on the WP#/ACC pin, the device automatically en-
ters the Unlock Bypass mode. The system may then
write the two-cycle Unlock Bypass program command
sequence. The device uses the higher voltage on the
WP#/ACC pin to accelerate the operation. Note that
the WP#/ACC pin must not be at V
HH
for operations
other than accelerated programming, or device dam-
age may result. WP# has an internal pullup; when un-
connected, WP# is at V
IH
.
Figure 5 illustrates the algorithm for the program oper-
ation. Refer to the Erase and Program Operations
table in the AC Characteristics section for parameters,
and Figure 18 for timing diagrams.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV128MH93PCI | 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control |
| AM29LV128ML103EI | 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control |
| AM29LV128ML103FI | 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control |
| AM29LV128ML103PCI | 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control |
| AM29LV128ML113EI | 128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV128ML113REI | 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 128M-Bit 16M x 8/8M x 16 110ns 56-Pin TSOP |
| AM29LV128ML123REI | 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 128M-Bit 16M x 8/8M x 16 120ns 56-Pin TSOP |
| AM29LV128ML-123REI | 制造商:Advanced Micro Devices 功能描述:8M X 16 FLASH 3V PROM, 120 ns, PDSO56 |
| AM29LV160BT-120EI | 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel 3V/3.3V 16M-Bit 2M x 8/1M x 16 90ns 48-Pin TSOP Tray |
| AM29LV160BT80SC | 制造商:AMD 功能描述:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。