參數(shù)資料
型號: ADV7393BCPZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 45/108頁
文件大?。?/td> 0K
描述: IC DAC ENCODER VID HDTV 40-LFCSP
產(chǎn)品變化通告: ADV734x, ADV739x Feature Improvement
設(shè)計(jì)資源: Reconstruction Video Filter Using ADA4430-1 Amplifier After ADV7393 Video Encoder (CN0101)
標(biāo)準(zhǔn)包裝: 2,500
類型: 視頻編碼器
應(yīng)用: 機(jī)頂盒,視頻播放器,顯示器
電壓 - 電源,模擬: 2.6 V ~ 3.46 V
電壓 - 電源,數(shù)字: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 帶卷 (TR)
配用: ADV7393-DBRDZ-ND - BOARD EVAL FOR ADV7393
EVAL-ADV7393EBZ-ND - BOARD EVAL FOR ADV7393 ENCODER
Data Sheet
ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 41 of 108
SR7 to
Bit Number1
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Register Setting
Value
0x8B
SD Timing Register 1
Note: Applicable in
master modes only,
that is, Subaddress
0x8A, Bit 0 = 1.
SD HSYNC width
0
ta = one clock cycle.
0x00
0
1
ta = four clock cycles.
1
0
ta = 16 clock cycles.
1
ta = 128 clock cycles.
SD HSYNC to VSYNC delay
0
tb = 0 clock cycles.
0
1
tb = four clock cycles.
1
0
tb = eight clock cycles.
1
tb = 18 clock cycles.
SD HSYNC to VSYNC rising
edge delay (Mode 1 only)
0
tc = tb.
1
tc = tb + 32 s.
SD VSYNC width (Mode 2 only)
0
One clock cycle.
0
1
Four clock cycles.
1
0
16 clock cycles.
1
128 clock cycles.
SD HSYNC to pixel data adjust
0
0 clock cycles.
0
1
One clock cycle.
1
0
Two clock cycles.
1
Three clock cycles.
0x8C
SD FSC Register 03
Subcarrier Frequency Bits[7:0]
x
Subcarrier Frequency
Bits[7:0].
0x1F
0x8D
SD FSC Register 13
Subcarrier Frequency Bits[15:8]
x
Subcarrier Frequency
Bits[15:8].
0x7C
0x8E
SD FSC Register 23
Subcarrier Frequency Bits[23:16]
x
Subcarrier Frequency
Bits[23:16].
0xF0
0x8F
SD FSC Register 33
Subcarrier Frequency Bits[31:24]
x
Subcarrier Frequency
Bits[31:24].
0x21
0x90
SD FSC Phase
Subcarrier Phase Bits[9:2]
x
Subcarrier Phase Bits[9:2].
0x00
0x91
SD Closed Captioning
Extended data on even fields
x
Extended Data Bits[7:0].
0x00
0x92
SD Closed Captioning
Extended data on even fields
x
Extended Data Bits[15:8].
0x00
0x93
SD Closed Captioning
Data on odd fields
x
Data Bits[7:0].
0x00
0x94
SD Closed Captioning
Data on odd fields
x
Data Bits[15:8].
0x00
0x95
SD Pedestal Register 0
Pedestal on odd fields
17
16
15
14
13
12
11
10
Setting any of these bits
to 1 disables the
pedestal on the line
number indicated by
the bit settings.
0x00
0x96
SD Pedestal Register 1
Pedestal on odd fields
25
24
23
22
21
20
19
18
0x00
0x97
SD Pedestal Register 2
Pedestal on even fields
17
16
15
14
13
12
11
10
0x00
0x98
SD Pedestal Register 3
Pedestal on even fields
25
24
23
22
21
20
19
18
0x00
1
x = Logic 0 or Logic 1.
2
X = don’t care.
3
SD subcarrier frequency registers default to NTSC subcarrier frequency values.
相關(guān)PDF資料
PDF描述
MC9S12GC32MFAE IC MCU 32K FLASH 25MHZ 48-LQFP
ADV7171KSUZ-REEL IC DAC VIDEO ENC NTSC 44TQFP TR
CS4954-CQZR IC VID ENCODER NTSC/PAL 48-TQFP
MC705P6ECDWE IC MCU 8BIT EPROM 28-SOIC
ADV7391BCPZ-REEL IC VIDEO ENCODER SD/HD 32-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7393-DBRDZ 功能描述:BOARD EVAL FOR ADV7393 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
ADV7393EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393WBCPZ 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays
ADV7393WBCPZ-REEL 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel
ADV73946603 制造商:LG Corporation 功能描述:Frame Assembly