- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11200 > ADUC842BCPZ8-5 (Analog Devices Inc)IC MCU 8KB FLASH ADC/DAC 56LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADUC842BCPZ8-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 46/88頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 8KB FLASH ADC/DAC 56LFCSP |
| 標準包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 16.78MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | DMA，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器容量： | 8KB（8K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b，D/A 2x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 50 of 88
An I2C slave can respond to repeated start conditions
without a stop bit in between. This allows a master to
change direction of transfer without giving up the bus.
Note that the repeated start is detected only when a slave
has previously been configured as a receiver.
On-chip filtering rejects <50 ns spikes on the SDATA and
the SCLOCK lines to preserve data integrity.
DVDD
I2C
MASTER
I2C
SLAVE 1
I2C
SLAVE 2
03260-0-054
Figure 55. Typical I2C System
Software Master Mode
The ADuC841/ADuC842/ADuC843 can be used as I2C master
devices by configuring the I2C peripheral in master mode and
writing software to output the data bit by bit. This is referred to
as a software master. Master mode is enabled by setting the I2CM
bit in the I2CCON register.
To transmit data on the SDATA line, MDE must be set to enable
the output driver on the SDATA pin. If MDE is set, the SDATA
pin is pulled high or low depending on whether the MDO bit is
set or cleared. MCO controls the SCLOCK pin and is always
configured as an output in master mode. In master mode, the
SCLOCK pin is pulled high or low depending on the whether
MCO is set or cleared.
To receive data, MDE must be cleared to disable the output
driver on SDATA. Software must provide the clocks by toggling
the MCO bit and reading the SDATA pin via the MDI bit. If
MDE is cleared, MDI can be used to read the SDATA pin. The
value of the SDATA pin is latched into MDI on a rising edge of
SCLOCK. MDI is set if the SDATA pin was high on the last
rising edge of SCLOCK. MDI is clear if the SDATA pin was low
on the last rising edge of SCLOCK.
Software must control MDO, MCO, and MDE appropriately to
generate the start condition, slave address, acknowledge bits,
data bytes, and stop conditions. These functions are described
in Application Note uC001.
Hardware Slave Mode
After reset, the ADuC841/ADuC842/ADuC843 default to
hardware slave mode. The I2C interface is enabled by clearing
the SPE bit in SPICON (this is not necessary if the MSPI bit is
set). Slave mode is enabled by clearing the I2CM bit in I2CCON.
The parts have a full hardware slave. In slave mode, the I2C
address is stored in the I2CADD register. Data received or to be
transmitted is stored in the I2CDAT register.
Once enabled in I2C slave mode, the slave controller waits for a
start condition. If the part detects a valid start condition, fol-
lowed by a valid address, followed by the R/W bit, the I2CI
interrupt bit is automatically set by hardware. The I2C peripheral
generates a core interrupt only if the user has pre-configured
the I2C interrupt enable bit in the IEIP2 SFR as well as the
global interrupt bit, EA, in the IE SFR. i.e.,
;Enabling I2C Interrupts for the ADuC842
MOV IEIP2,#01h
; enable I2C interrupt
SETB EA
An autoclear of the I2CI bit is implemented on the parts so that
this bit is cleared automatically on a read or write access to the
I2CDAT SFR.
MOV I2CDAT, A
; I2CI auto-cleared
MOV A, I2CDAT
; I2CI auto-cleared
If for any reason the user tries to clear the interrupt more than
once, i.e., access the data SFR more than once per interrupt, then
the I2C controller will halt. The interface will then have to be
reset using the I2CRS bit.
The user can choose to poll the I2CI bit or to enable the inter-
rupt. In the case of the interrupt, the PC counter vectors to
003BH at the end of each complete byte. For the first byte, when
the user gets to the I2CI ISR, the 7-bit address and the R/W bit
appear in the I2CDAT SFR.
The I2CTX bit contains the R/W bit sent from the master. If
I2CTX is set, the master is ready to receive a byte. Therefore the
slave will transmit data by writing to the I2CDAT register. If
I2CTX is cleared, the master is ready to transmit a byte. There-
fore the slave will receive a serial byte. Software can interrogate
the state of I2CTX to determine whether it should write to or
read from I2CDAT.
Once the part has received a valid address, hardware holds
SCLOCK low until the I2CI bit is cleared by software. This
allows the master to wait for the slave to be ready before
transmitting the clocks for the next byte.
The I2CI interrupt bit is set every time a complete data byte is
received or transmitted, provided it is followed by a valid ACK.
If the byte is followed by a NACK, an interrupt is not generated.
The part continues to issue interrupts for each complete data
byte transferred until a stop condition is received or the inter-
face is reset.
When a stop condition is received, the interface resets to a state
in which it is waiting to be addressed (idle). Similarly, if the
interface receives a NACK at the end of a sequence, it also
returns to the default idle state. The I2CRS bit can be used to
reset the I2C interface. This bit can be used to force the interface
back to the default idle state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT32UC3A1128-AUT | IC MCU AVR32 128KB FLASH 100TQFP |
| ATSAM3U4EA-CU | IC MCU 32BIT 256KB FLSH 144LFBGA |
| ADUC831BSZ-REEL | IC MCU 62K FLASH ADC/DAC 52MQFP |
| ATSAM3X8CA-AU | IC MCU 2X256KB CORTEX-M3 100-QFP |
| VE-B3M-IX-F4 | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC842BS | 制造商:AD 制造商全稱:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC842BS62-3 | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3V 52-Pin MQFP 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC842BS62-5 | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.7MHZ 5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC842BSZ62-3 | 功能描述:IC ADC/DAC 12BIT W/MCU 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC842BSZ62-3 | 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。