參數(shù)資料
型號(hào)： ADUC816BSZ
廠商： Analog Devices Inc
文件頁數(shù)： 47/68頁
文件大小： 0K
描述： IC MCU 8K FLASH ADC/DAC 52MQFP
產(chǎn)品培訓(xùn)模塊： Process Control
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC8xx
核心處理器： 8052
芯體尺寸： 8-位
速度： 12.58MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 34
程序存儲(chǔ)器容量： 8KB（8K x 8）
程序存儲(chǔ)器類型： 閃存
EEPROM 大小： 640 x 8
RAM 容量： 256 x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 7x16b; D/A 1x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 52-QFP
包裝： 托盤
產(chǎn)品目錄頁面： 738 (CN2011-ZH PDF)
REV. 0
ADuC816
–51–
8051-COMPATIBLE ON-CHIP PERIPHERALS
This section gives a brief overview of the various secondary periph-
eral circuits are also available to the user on-chip. These remaining
functions are fully 8051-compatible and are controlled via standard
8051 SFR bit definitions.
Parallel I/O Ports 0–3
The ADuC816 uses four input/output ports to exchange data with
external devices. In addition to performing general-purpose I/O,
some ports are capable of external memory operations; others are
multiplexed with an alternate function for the peripheral features
on the device. In general, when a peripheral is enabled, that pin
may not be used as a general purpose I/O pin.
Port 0 is an 8-bit open drain bidirectional I/O port that is directly
controlled via the Port 0 SFR (SFR address = 80 hex). Port 0
pins that have 1s written to them via the Port 0 SFR will be
configured as open drain and will therefore float. In that state,
Port 0 pins can be used as high impedance inputs. An external
pull-up resistor will be required on Port 0 outputs to force a
valid logic high level externally. Port 0 is also the multiplexed
low-order address and data bus during accesses to external pro-
gram or data memory. In this application it uses strong internal
pull-ups when emitting 1s.
Port 1 is also an 8-bit port directly controlled via the P1 SFR
(SFR address = 90 hex). The Port 1 pins are divided into two
distinct pin groupings.
P1.0 and P1.1 pins on Port 1 are bidirectional digital I/O pins with
internal pull-ups. If P1.0 and P1.1 have 1s written to them via the
P1 SFR, these pins are pulled high by the internal pull-up resis-
tors. In this state they can also be used as inputs; as input pins
being externally pulled low, they will source current because of
the internal pull-ups. With 0s written to them, both these pins
will drive a logic low output voltage (VOL) and will be capable of
sinking 10 mA compared to the standard 1.6 mA sink capa-
bility on the other port pins. These pins also have various
secondary functions described in Table XXI.
Table XXI. Port 1, Alternate Pin Functions
Pin
Alternate Function
P1.0
T2 (Timer/Counter 2 External Input)
P1.1
T2EX (Timer/Counter 2 Capture/Reload Trigger)
The remaining Port 1 pins (P1.2–P1.7) can only be configured
as Analog Input (ADC), Analog Output (DAC) or Digital Input
pins. By (power-on) default these pins are configured as Analog
Inputs, i.e., “1” written in the corresponding Port 1 register bit.
To configure any of these pins as digital inputs, the user should
write a “0” to these port bits to configure the corresponding pin
as a high impedance digital input.
Port 2 is a bidirectional port with internal pull-up resistors directly
controlled via the P2 SFR (SFR address = A0 hex). Port 2 pins
that have 1s written to them are pulled high by the internal pull-up
resistors and, in that state, they can be used as inputs. As inputs,
Port 2 pins being pulled externally low will source current because
of the internal pull-up resistors. Port 2 emits the high order
address bytes during fetches from external program memory
and middle and high order address bytes during accesses to the
16-bit external data memory space.
Port 3 is a bidirectional port with internal pull-ups directly
controlled via the P2 SFR (SFR address = B0 hex). Port 3 pins
that have 1s written to them are pulled high by the internal pull-
ups and in that state they can be used as inputs. As inputs, Port
3 pins being pulled externally low will source current because of
the internal pull-ups. Port 3 pins also have various secondary
functions described in Table XXII.
Table XXII. Port 3, Alternate Pin Functions
Pin
Alternate Function
P3.0
RXD (UART Input Pin)
(or Serial Data I/O in Mode 0)
P3.1
TXD (UART Output Pin)
(or Serial Clock Output in Mode 0)
P3.2
INT0 (External Interrupt 0)
P3.3
INT1 (External Interrupt 1)
P3.4
T0 (Timer/Counter 0 External Input)
P3.5
T1 (Timer/Counter 1 External Input)
P3.6
WR (External Data Memory Write Strobe)
P3.7
RD (External Data Memory Read Strobe)
The alternate functions of P1.0, P1.1, and Port 3 pins can only be
activated if the corresponding bit latch in the P1 and P3 SFRs
contains a 1. Otherwise, the port pin is stuck at 0.
Timers/Counters
The ADuC816 has three 16-bit Timer/Counters: Timer 0,
Timer 1, and Timer 2. The Timer/Counter hardware has been
included on-chip to relieve the processor core of the overhead
inherent in implementing timer/counter functionality in soft-
ware. Each Timer/Counter consists of two 8-bit registers THx and
TLx (x = 0, 1 and 2). All three can be configured to operate
either as timers or event counters.
In “Timer” function, the TLx register is incremented every
machine cycle. Thus one can think of it as counting machine
cycles. Since a machine cycle consists of 12 core clock periods,
the maximum count rate is 1/12 of the core clock frequency.
In “Counter” function, the TLx register is incremented by a
1-to-0 transition at its corresponding external input pin, T0, T1,
or T2. In this function, the external input is sampled during
S5P2 of every machine cycle. When the samples show a high in
one cycle and a low in the next cycle, the count is incremented.
The new count value appears in the register during S3P1 of the
cycle following the one in which the transition was detected. Since
it takes two machine cycles (16 core clock periods) to recognize a
1-to-0 transition, the maximum count rate is 1/16 of the core
clock frequency. There are no restrictions on the duty cycle of
the external input signal, but to ensure that a given level is
sampled at least once before it changes, it must be held for a mini-
mum of one full machine cycle. Remember that the core clock
frequency is programmed via the CD0–2 selection bits in the
PLLCON SFR.
REV. A
相關(guān)PDF資料
PDF描述
VE-B32-IY-F2 CONVERTER MOD DC/DC 15V 50W
VE-B32-IY-F1 CONVERTER MOD DC/DC 15V 50W
VE-B32-CU-B1 CONVERTER MOD DC/DC 15V 200W
VE-B31-IY-F4 CONVERTER MOD DC/DC 12V 50W
3E106-1230 KV CONN PLUG IEEE 1394 VERTICAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC816BSZ-REEL 功能描述:IC MCU FLASH 16BIT ADC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC824 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU
ADUC824BCP 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 56LFCSP - Bulk
ADUC824BCP-REEL 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP T/R
ADUC824BCPZ 功能描述:IC MCU 8K FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*