參數(shù)資料
型號(hào): ADUC7121BBCZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 72/96頁(yè)
文件大?。?/td> 0K
描述: IC ARM7TDMI MCU 126KB 108CSPBGA
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 41.78MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲(chǔ)器容量: 126KB(63K x 16)
程序存儲(chǔ)器類(lèi)型: 閃存
RAM 容量: 8K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 9x12b,D/A 4x12b
振蕩器型: 內(nèi)部
工作溫度: -10°C ~ 95°C
封裝/外殼: 108-LFBGA,CSPBGA
包裝: 托盤(pán)
ADuC7121
Data Sheet
Rev. B | Page 74 of 96
Table 100. SPICON MMR Bit Designations
Bit
Name
Description
15:14
SPIMDE
SPI IRQ mode bits. These bits configure when the Tx/Rx interrupts occur in a transfer.
[00] = Tx interrupt occurs when one byte has been transferred. Rx interrupt occurs when one or more bytes have been
received into the FIFO.
[01] = Tx interrupt occurs when two bytes has been transferred. Rx interrupt occurs when two or more bytes have been
received into the FIFO.
[10] = Tx interrupt occurs when three bytes has been transferred. Rx interrupt occurs when three or more bytes have
been received into the FIFO.
[11] = Tx interrupt occurs when four bytes has been transferred. Rx interrupt occurs when the Rx FIFO is full, or four
bytes present.
13
SPITFLH
SPI Tx FIFO flush enable bit.
Set this bit to flush the Tx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit
is left high, then either the last transmitted value or 0x00 is transmitted depending on the SPIZEN bit. Any writes to the
Tx FIFO are ignored while this bit is set.
Clear this bit to disable Tx FIFO flushing.
12
SPIRFLH
SPI Rx FIFO flush enable bit.
Set this bit to flush the Rx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit
is set, all incoming data is ignored and no interrupts are generated. If this bit is set and SPITMDE = 0, a read of the Rx
FIFO initiates a transfer.
Clear this bit to disable Rx FIFO flushing.
11
SPICONT
Continuous transfer enable.
Set by the user to enable continuous transfer. In master mode, the transfer continues until no valid data is available in
the Tx register. The P0.5/CS/PLAI[10]/ADCCONVST pin is asserted and remains asserted for the duration of each 8-bit serial
transfer until Tx is empty.
Cleared by the user to disable continuous transfer. Each transfer consists of a single 8-bit serial transfer. If valid data
exists in the SPITX register, then a new transfer is initiated after a stall period of one serial clock cycle.
10
SPILP
Loopback enable bit.
Set by the user to connect MISO to MOSI and test software.
Cleared by the user to be in normal mode.
9
SPIOEN
Slave MISO output enable bit.
Set this bit for normal operation of MISO.
Clear this bit to disable the output driver on the MISO pin. The MISO pin is open drain when this bit is clear.
8
SPIROW
SPIRX overflow overwrite enable.
Set by the user, the valid data in the Rx register is overwritten by the new serial byte that is received.
Cleared by the user, the new serial byte that is received is discarded.
7
SPIZEN
SPI transmits zeros when Tx FIFO is empty.
Set this bit to transmit 0x00 when there is no valid data in the Tx FIFO.
Clear this bit to transmit the last transmitted value when there is no valid data in the Tx FIFO.
6
SPITMDE
SPI transfer and interrupt mode.
Set by the user to initiate a transfer with a write to the SPITX register. Interrupt occurs only when Tx is empty.
Cleared by the user to initiate a transfer with a read of the SPIRX register. Interrupt occurs only when Rx is full.
5
SPILF
LSB first transfer enable bit.
Set by the user, the LSB is transmitted first.
Cleared by the user, the MSB is transmitted first.
4
SPIWOM
SPI wired or mode enable bit.
Set to 1 to enable open-drain data output enable. External pull-ups are required on data output pins.
Clear for normal output levels.
3
SPICPO
Serial clock polarity mode bit.
Set by the user, the serial clock idles high.
Cleared by the user, the serial clock idles low.
2
SPICPH
Serial clock phase mode bit.
Set by the user, the serial clock pulses at the beginning of each serial bit transfer.
Cleared by the user, the serial clock pulses at the end of each serial bit transfer.
1
SPIMEN
Master mode enable bit.
Set by the user to enable master mode.
Cleared by the user to enable slave mode.
0
SPIEN
SPI enable bit.
Set by the user to enable the SPI.
Cleared by the user to disable the SPI.
相關(guān)PDF資料
PDF描述
VE-B34-IY-F1 CONVERTER MOD DC/DC 48V 50W
VI-JTZ-IX-F4 CONVERTER MOD DC/DC 2V 30W
VE-B33-IY-F4 CONVERTER MOD DC/DC 24V 50W
VI-JTZ-IW-F4 CONVERTER MOD DC/DC 2V 40W
VJ2220Y824KBAAT4X CAP CER 0.82UF 50V 10% X7R 2220
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7121BBCZ-RL 功能描述:PRECISION ANALOG MCU I.C RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC7122 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI? MCU
ADUC7122BBCZ 功能描述:IC ARM7TDMI MCU 126KB 108CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB(20K x 16) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
ADUC7122BBCZ-RL 功能描述:PRECISION ANALOG MCU I.C RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC7124 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, Large Memory, ARM7TDMI MCU with Enhanced IRQ Handler