- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375267 > ADSP-21362BBCZ-1AA (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21362BBCZ-1AA |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 55.55 MHz, OTHER DSP, PBGA136 |
| 封裝： | ROHS COMPLIANT, MO-205AE, CSBGA-136 |
| 文件頁數(shù)： | 7/52頁 |
| 文件大?。?/td> | 1320K |
| 代理商： | ADSP-21362BBCZ-1AA |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Rev. A
|
Page 7 of 52
|
December 2006
The SRAM can be configured as a maximum of 96K words of
32-bit data, 192K words of 16-bit data, 64K words of 48-bit
instructions (or 40-bit data), or combinations of different word
sizes up to three megabits. All of the memory can be accessed as
16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point
storage format is supported that effectively doubles the amount
of data that may be stored on-chip. Conversion between the 32-
bit floating-point and 16-bit floating-point formats is per-
formed in a single instruction. While each memory block can
store combinations of code and data, accesses are most efficient
when one block stores data using the DM bus for transfers, and
the other block stores instructions and data using the PM bus
for transfers.
Using the DM bus and PM buses, with one bus dedicated to
each memory block, assures single-cycle execution with two
data transfers. In this case, the instruction must be available in
the cache.
DMA Controller
The ADSP-2136x’s on-chip DMA controllers allow data trans-
fers without processor intervention. The DMA controller
operates independently and invisibly to the processor core,
allowing DMA operations to occur while the core is simulta-
neously executing its program instructions. DMA transfers can
occur between the processor’s internal memory and its serial
ports, the SPI-compatible (serial peripheral interface) ports, the
IDP (input data port), the parallel data acquisition port (PDAP),
or the parallel port. Twenty-five channels of DMA are available
on the processors—two for the SPI interface, 12 via the serial
ports, eight via the input data port, two for DTCP (or memory-
to-memory data transfer when DTCP is not used), and one via
the processor’s parallel port. Programs can be downloaded to
the processors using DMA transfers. Other DMA features
include interrupt generation upon completion of DMA trans-
fers, and DMA chaining for automatic linked DMA transfers.
Digital Audio Interface (DAI)
The digital audio interface (DAI) provides the ability to connect
various peripherals to any of the DSP’s DAI pins (DAI_P20–1).
Programs make these connections using the signal routing unit
(SRU, shown in
Figure 3
).
The SRU is a matrix routing unit (or group of multiplexers) that
enables the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the
DAI- associated peripherals for a much wider variety of applica-
tions by using a larger set of algorithms than is possible with
nonconfigurable signal paths.
The DAI also includes six serial ports, an S/PDIF receiver/trans-
mitter, a DTCP cipher, a precision clock generator (PCG), eight
channels of asynchronous sample rate converters, an input data
port (IDP), an SPI port, six flag outputs and six flag inputs, and
Reserved
0x0007 2000–0x0007 FFFF
Reserved
0x000E 4000–0x000F FFFF
Reserved
0x001C 8000–0x001F FFFF
Reserved
0x0020 0000–0xFFFF FFFF
Table 3. ADSP-2136x Internal Memory Space (Continued)
IOP Registers 0x0000 0000–0003 FFFF
Long Word (64 Bits)
Extended Precision Normal or
Instruction Word (48 Bits)
Normal Word (32 Bits)
Short Word (16 Bits)
Figure 3. ADSP-2136x I/O Processor and
Peripherals Block Diagram
16
3
PRECISION CLOCK
GENERATORS (2)
SPI PORT (1)
4
SERIAL PORTS (6)
INPUT
DATA PORTS (8)
TIMERS (3)
3
DMA CONTROLLER
25 CHANNELS
I
(
C
PARALLEL PORT
4
GPIO FLAGS/IRQ/TIMEXP
S
ADDRESS/DATA BUS/ GPIO
CONTROL/GPIO
DIGITAL AUDIO INTERFACE
TO PROCESSOR BUSES AND
SYSTEM MEMORY
IO ADDRESS
BUS (18)
SRC (8 CHANNELS)
SPDIF (Rx/Tx)
DTCP CIPHER
PWM (16)
IO DATA
BUS (32)
SPI PORT (1)
4
20
I/O PROCESSOR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21362KBC-1AA | SHARC Processor |
| ADSP-21362KBCZ-1AA | SHARC Processor |
| ADSP-21362WBBCZ-1A | SHARC Processor |
| ADSP-21363BBC-1AA | SHARC Processor |
| ADSP-21363BBCZ-1AA | SHARC Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21362BSWZ-1AA | 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21362KBC-1AA | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 333MHz 333MIPS 136-Pin CSP-BGA |
| ADSP-21362KBCZ-1AA | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21362KSWZ-1AA | 制造商:Analog Devices 功能描述:IC SHARC DSP 333MHZ SMD LQFP144 |
| ADSP-21362WBBCZ-1A | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。