參數(shù)資料
型號: ADSP-21362BBCZ-1AA
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: ROHS COMPLIANT, MO-205AE, CSBGA-136
文件頁數(shù): 2/52頁
文件大?。?/td> 1320K
代理商: ADSP-21362BBCZ-1AA
Rev. A
|
Page 2 of 52
|
December 2006
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
KEY FEATURES—PROCESSOR CORE
At 333 MHz (3.0 ns) core instruction rate, the ADSP-2136x
performs 2 GFLOPS/666 MMACs
3M bit on-chip SRAM (1M bit in blocks 0 and 1, and 0.50M bit
in blocks 2 and 3) for simultaneous access by the core pro-
cessor and DMA
4M bit on-chip ROM (2M bit in block 0 and 2M bit in block 1)
Dual data address generators (DAGs) with modulo and bit-
reverse addressing
Zero-overhead looping with single-cycle loop setup, provid-
ing efficient program sequencing
Single-instruction multiple-data (SIMD) architecture
provides:
Two computational processing elements
Concurrent execution
Code compatibility with other SHARC family members at
the assembly level
Parallelism in buses and computational units allows single
cycle execution (with or without SIMD) of a multiply
operation, an ALU operation, a dual memory read or
write, and an instruction fetch
Transfers between memory and core at a sustained
5.4G bytes/s bandwidth at 333 MHz core instruction rate
INPUT/OUTPUT FEATURES
DMA controller supports:
25 DMA channels for transfers between ADSP-2136x internal
memory and a variety of peripherals
32-bit DMA transfers at peripheral clock speed, in parallel
with full-speed processor execution
Asynchronous parallel port provides access to asynchronous
external memory
16 multiplexed address/data lines support 24-bit address
external address range with 8-bit data or 16-bit address
external address range with 16-bit data
55M byte per sec transfer rate
External memory access in a dedicated DMA channel
8-bit to 32-bit and 16-bit to 32-bit packing options
Programmable data cycle duration: 2 CCLK to 31 CCLK
Digital audio interface (DAI) includes six serial ports, two pre-
cision clock generators, an input data port, three timers, an
S/PDIF transceiver, a DTCP cipher, an 8-channel asynchro-
nous sample rate converter, an SPI port, and a signal
routing unit
Six dual data line serial ports that operate at up to 41.67M
bits/s on each data line—each has a clock, frame sync, and
two data lines that can be configured as either a receiver or
transmitter pair
Left-justified sample pair and I
2
S support, programmable
direction for up to 24 simultaneous receive or transmit
channels using two I
2
S-compatible stereo devices per
serial port
TDM support for telecommunications interfaces including
128 TDM channel support for newer telephony interfaces
such as H.100/H.110
Up to 12 TDM stream support, each with 128 channels per
frame
Companding selection on a per channel basis in TDM mode
Input data port provides an additional input path to the pro-
cessor core, configurable as eight channels of serial data or
seven channels of serial data, and up to a 20-bit wide paral-
lel data channel
Signal routing unit provides configurable and flexible con-
nections between all DAI components–six serial ports, one
SPI port, eight channels of asynchronous sample rate con-
verters, an S/PDIF receiver/transmitter, three timers, an SPI
port,10 interrupts, six flag inputs, six flag outputs, and
20 SRU I/O pins (DAI_Px)
Two serial peripheral interfaces (SPI): primary on dedicated
pins, secondary on DAI pins provide:
Master or slave serial boot through primary SPI
Full-duplex operation
Master slave mode multimaster support
Open drain outputs
Programmable baud rates, clock polarities, and phases
3 muxed flag/IRQ lines
1 muxed flag/timer expired line
DEDICATED AUDIO COMPONENTS
S/PDIF-compatible digital audio receiver/transmitter
supports:
EIAJ CP-340 (CP-1201), IEC-958, AES/EBU standards
Left-justified, I
2
S, or right-justified serial data input with
16-, 18-, 20- or 24-bit word widths (transmitter)
Two channel mode and single channel double frequency
(SCDF) mode
Sample rate converter (SRC) contains a serial input port,
de-emphasis filter, sample rate converter (SRC) and serial
output port providing up to –140 dB SNR performance (see
Table2 on Page4
)
Supports left-justified, I
2
S, TDM, and right-justified
24-, 20-, 18-, and 16-bit serial formats (input)
Pulse-width modulation provides:
16 PWM outputs configured as four groups of four outputs
Supports center-aligned or edge-aligned PWM waveforms
Can generate complementary signals on two outputs in
paired mode or independent signals in nonpaired mode
ROM-based security features include:
JTAG access to memory permitted with a 64-bit key
Protected memory regions that can be assigned to limit
access under program control to sensitive code
PLL has a wide variety of software and hardware multi-
plier/divider ratios
Dual voltage: 3.3 V I/O, 1.2 V core
Available in 136-ball BGA package (see
Ordering Guide on
Page 52
)
相關(guān)PDF資料
PDF描述
ADSP-21362KBC-1AA SHARC Processor
ADSP-21362KBCZ-1AA SHARC Processor
ADSP-21362WBBCZ-1A SHARC Processor
ADSP-21363BBC-1AA SHARC Processor
ADSP-21363BBCZ-1AA SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21362BSWZ-1AA 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21362KBC-1AA 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 333MHz 333MIPS 136-Pin CSP-BGA
ADSP-21362KBCZ-1AA 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21362KSWZ-1AA 制造商:Analog Devices 功能描述:IC SHARC DSP 333MHZ SMD LQFP144
ADSP-21362WBBCZ-1A 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor