- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375266 > ADSP-21261 (Analog Devices, Inc.) SHARC Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-21261 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | SHARC Embedded Processor |
| 中文描述： | SHARC處理器嵌入式處理器 |
| 文件頁數(shù)： | 17/44頁 |
| 文件大小： | 396K |
| 代理商： | ADSP-21261 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADSP-21261
Rev. 0
|
Page 17 of 44
|
March 2006
TIMING SPECIFICATIONS
The ADSP-21261’s internal clock (a multiple of CLKIN) pro-
vides the clock signal for timing internal memory, processor
core, serial ports, and parallel port (as required for read/write
strobes in asynchronous access mode). During reset, program
the ratio between the DSP’s internal clock frequency and exter-
nal (CLKIN) clock frequency with the CLKCFG1–0 pins. To
determine switching frequencies for the serial ports, divide
down the internal clock, using the programmable divider con-
trol of each port (DIVx for the serial ports).
The ADSP-21261’s internal clock switches at higher frequencies
than the system input clock (CLKIN). To generate the internal
clock, the DSP uses an internal phase-locked loop (PLL). This
PLL-based clocking minimizes the skew between the system
clock (CLKIN) signal and the DSP’s internal clock (the clock
source for the parallel port logic and I/O pads).
Note the definitions of various clock periods that are a function
of CLKIN and the appropriate ratio control (
Table 7
and
Table 8
).
Figure 5
shows core to CLKIN ratios of 3:1, 8:1, and 16:1 with
external oscillator or crystal. Note that more ratios are possible
and can be set through software using the power management
control register (PMCTL). For more information, see the
ADSP-2126x SHARC DSP Core Manual
.
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times.
See
Figure 30 on Page 37
under Test Conditions for voltage
reference levels.
Switching characteristics specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char-
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing requirements apply to signals that are controlled by cir-
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Table 7. ADSP-21261 CLKOUT and CCLK Clock
Generation Operation
Timing Requirements
CLKIN
CCLK
Description
Input Clock
Core Clock
Calculation
1/t
CK
1/t
CCLK
Table 8. Clock Periods
Timing
Requirements
t
CK
t
CCLK
t
SCLK
t
SPICLK
Description
1
CLKIN Clock Period
(Processor) Core Clock Period
Serial Port Clock Period = (t
CCLK
) × SR
SPI Clock Period = (t
CCLK
) × SPIR
1
where:
SR = serial port-to-core clock ratio (wide range, determined by SPORT
CLKDIV)
SPIR = SPI-to-core clock ratio (wide range, determined by SPIBAUD
register)
DAI_Px = serial port clock
SPICLK = SPI clock
Figure 5. Core Clock and System Clock Relationship to CLKIN
CLKIN
CCLK
(CORE CLOCK)
PLLICLK
XTAL
XTAL
OSC
PLL
3:1, 8:1,
16:1
CLKOUT
CLKCFG1–0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21261SKBC-150 | SHARC Embedded Processor |
| ADSP-21261SKBCZ150 | SHARC Embedded Processor |
| ADSP-21261SKSTZ150 | SHARC Embedded Processor |
| ADSP-21267 | Preliminary Technical Data |
| ADSP-21267SKBCZ-X | Preliminary Technical Data |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21261SKBC-150 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 150MHz 150MIPS 136-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:150 MHZ, 32BIT DSP PROCESSOR. - Bulk |
| ADSP-21261SKBCZ150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21261SKSTZ150 | 功能描述:IC DSP 32BIT 150MHZ 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21262_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。