- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19384 > ADSP-21161NKCA-100 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 225MBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21161NKCA-100 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 225MBGA |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 主機(jī)接口，連接端口，串行端口 |
| 時(shí)鐘速率： | 100MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.80V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 225-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 225-CSPBGA（17x17） |
| 包裝： | 托盤 |
| 其它名稱： | ADSP-21161NKCA100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Rev. C
|
Page 3 of 60
|
January 2013
GENERAL DESCRIPTION
The ADSP-21161N SHARC
DSP is a low cost derivative of the
ADSP-21160 featuring Analog Devices Super Harvard Archi-
tecture. Easing portability, the ADSP-21161N is source code
compatible with the ADSP-21160 and with first generation
ADSP-2106x SHARC processors in SISD (Single-Instruction,
Single-Data) mode. Like other SHARC DSPs, the ADSP-
21161N is a 32-bit processor that is optimized for high perfor-
mance DSP applications. The ADSP-21161N includes a
100 MHz or 110 MHz core, a dual-ported on-chip SRAM, an
integrated I/O processor with multiprocessing support, and
multiple internal buses to eliminate I/O bottlenecks.
As was first offered in the ADSP-21160, the ADSP-21161N
offers a single-instruction multiple-data (SIMD) architecture.
Using two computational units (ADSP-2106x SHARC proces-
sors have one), the ADSP-21161N can double cycle
performance versus the ADSP-2106x on a range of DSP
algorithms.
Fabricated in a state of the art, high speed, low power CMOS
process, the ADSP-21161N has a 10 ns or 9 ns instruction cycle
time. With its SIMD computational hardware running at
110 MHz, the ADSP-21161N can perform 660 million floating-
point operations per second. Table 1 shows performance bench-
marks for the ADSP-21161N.
These benchmarks provide single-channel extrapolations of
measured dual-channel processing performance. For more
information on benchmarking and optimizing DSP code, for
both single and dual-channel processing, see the Analog Devices
Inc. website.
The ADSP-21161N continues SHARC’s industry-leading stan-
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features. These
features include a 1M bit dual ported SRAM memory, host pro-
cessor interface, I/O processor that supports 14 DMA channels,
four serial ports, two link ports, SDRAM controller, SPI inter-
face, external parallel bus, and glueless multiprocessing.
The block diagram of the ADSP-21161N on Page 1 illustrates
the following architectural features:
Two processing elements, each made up of an ALU, multi-
plier, shifter, and data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core every core proces-
sor cycle
Interval timer
On-Chip SRAM (1M bit)
SDRAM controller for glueless interface to SDRAMs
External port that supports:
Interfacing to off-chip memory peripherals
Glueless multiprocessing support for six
ADSP-21161N SHARCs
Host port read/write of IOP registers
DMA controller
Four serial ports
Two link ports
SPI compatible interface
JTAG test access port
12 general-purpose I/O pins
Figure 2 shows a typical single-processor system. A multipro-
cessing system appears in Figure 5 on Page 8.
ADSP-21161N FAMILY CORE ARCHITECTURE
The ADSP-21161N includes the following architectural features
of the ADSP-2116x family core. The ADSP-21161N is code
compatible at the assembly level with the ADSP-21160,
ADSP-21060, ADSP-21061, ADSP-21062, and ADSP-21065L.
SIMD Computational Engine
The ADSP-21161N contains two computational processing ele-
ments that operate as a single-instruction multiple-data (SIMD)
engine. The processing elements are referred to as PEX and
PEY, and each contains an ALU, multiplier, shifter, and register
file. PEX is always active, and PEY may be enabled by setting the
PEYEN mode bit in the MODE1 register. When this mode is
enabled, the same instruction is executed in both processing ele-
ments, but each processing element operates on different data.
This architecture is efficient at executing math intensive DSP
algorithms.
Entering SIMD mode also has an effect on the way data is trans-
ferred between memory and the processing elements. When in
SIMD mode, twice the data bandwidth is required to sustain
computational operation in the processing elements. Because of
this requirement, entering SIMD mode also doubles the
bandwidth between memory and the processing elements.
Table 1. Benchmarks
Benchmark Algorithm
100 MHz
Instruction
Rate
110 MHz
Instruction
Rate
1024 Point Complex FFT
(Radix 4, with Reversal)
92 μs
83.6 μs
FIR Filter (Per Tap)
5 ns
4.5 ns
IIR Filter (Per Biquad)
20 ns
18.18 ns
Matrix Multiply (Pipelined)
[3
3] [3 1]
45 ns
40.9 ns
[4
4] [4 1]
80 ns
72.72 ns
Divide (y/x)
60 ns
54.54 ns
Inverse Square Root
40 ns
36.36 ns
DMA Transfers
800M bytes/s
880M bytes/s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| JWS1505/A | POWER SUP 150W 5V 30A ENCLOSED |
| RMC44DRYN | CONN EDGECARD 88POS DIP .100 SLD |
| ECM12DTBD-S189 | CONN EDGECARD 24POS R/A .156 SLD |
| RSC44DRYH | CONN EDGECARD 88POS DIP .100 SLD |
| VI-B1V-CV-F1 | CONVERTER MOD DC/DC 5.8V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21161NKCA-100Z | 制造商:Analog Devices 功能描述: |
| ADSP-21161NKCAZ100 | 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21161NYCAZ110 | 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21261 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor |
| ADSP-21261SKBC-150 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 150MHz 150MIPS 136-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:150 MHZ, 32BIT DSP PROCESSOR. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。