- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19463 > ADSP-21065LKSZ-264 (Analog Devices Inc)IC DSP CONTROLL 544KBIT 208-MQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21065LKSZ-264 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/44頁 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLL 544KBIT 208-MQFP |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 主機(jī)接口，串行端口 |
| 時(shí)鐘速率： | 60MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 64kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 208-MQFP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
REV. C
ADSP-21065L
–18–
Synchronous Read/Write—Bus Master
Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave
ADSP-21065L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous
memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).
When accessing a slave ADSP-21065L, these switching characteristics must meet the slave’s timing requirements for synchronous
read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21065L must also meet these (bus master) timing require-
ments for data and acknowledge setup and hold times.
Parameter
Min
Max
Unit
Timing Requirements:
tSSDATI
Data Setup Before CLKIN
0.25 + 2 DT
ns
tHSDATI
Data Hold After CLKIN
4.0 – 2 DT
ns
tDAAK
ACK Delay After Address,
MSx, SW, BMS1, 2
24.0 + 30 DT + W
ns
tSACKC
ACK Setup Before CLKIN
1
2.75 + 4 DT
ns
tHACK
ACK Hold After CLKIN
2.0 – 4 DT
ns
Switching Characteristics:
tDADRO
Address,
MSx, BMS, SW Delay After CLKIN1
7.0 – 2 DT
ns
tHADRO
Address,
MSx, BMS, SW Hold After CLKIN
0.5 – 2 DT
ns
tDRDO
RD High Delay After CLKIN
0.5 – 2 DT
6.0 – 2 DT
ns
tDWRO
WR High Delay After CLKIN
0.0 – 3 DT
6.0 – 3 DT
ns
tDRWL
RD/WR Low Delay After CLKIN
7.5 + 4 DT
11.75 + 4 DT
ns
tDDATO
Data Delay After CLKIN
22.0 + 10 DT
ns
tDATTR
Data Disable After CLKIN
3
1.0 – 2 DT
7.0 – 2 DT
ns
tDBM
BMSTR Delay After CLKIN
3.0
ns
tHBM
BMSTR Hold After CLKIN
–4.0
ns
W = (number of wait states specified in WAIT register)
tCK.
NOTES
1Data Hold: User must meet t
HDA or tHDRH or synchronous specification tHDATI. See system hold time calculation under test conditions for the calculation of hold
times given capacitive and dc loads.
2ACK is not sampled on external memory accesses that use the Internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be
valid by tDAAK or tDSAK or synchronous specification tSACKC for wait state modes External, Either, or Both (Both, if the internal wait state is zero). For the second and
subsequent cycles of a wait stated external memory access, synchronous specifications t SACKC and tHACKC must be met for wait state modes External, Either, or Both
(Both, after internal wait states have completed).
3See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GEC06DRES-S13 | CONN EDGECARD 12POS .100 EXTEND |
| 180-015-102L001 | CONN DB15 MALE HD SOLDER CUP TIN |
| 171-025-203L031 | CONN DB25 FEMALE SLD CUP NICKEL |
| AGM24DTBN-S189 | CONN EDGECARD 48POS R/A .156 SLD |
| AYM24DTBH-S189 | CONN EDGECARD 48POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2106X | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family |
| ADSP-2109 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers |
| ADSP-2109KP-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers |
| ADSP-2109LKP-55 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers |
| ADSP-2111 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。