- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19369 > ADSP-21060CZ-133 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 240CQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21060CZ-133 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 34/64頁 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 240CQFP |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 主機(jī)接口，連接端口，串行端口 |
| 時(shí)鐘速率： | 33MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 240-CBFQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 240-CQFP（32x32） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Rev. F
|
Page 4 of 64
|
March 2008
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
GENERAL DESCRIPTION
The ADSP-2106x SHARC—Super Harvard Architecture Com-
puter—is a 32-bit signal processing microcomputer that offers
high levels of DSP performance. The ADSP-2106x builds on the
ADSP-21000 DSP core to form a complete system-on-a-chip,
adding a dual-ported on-chip SRAM and integrated I/O periph-
erals supported by a dedicated I/O bus.
Fabricated in a high speed, low power CMOS process, the
ADSP-2106x has a 25 ns instruction cycle time and operates at
40 MIPS. With its on-chip instruction cache, the processor can
execute every instruction in a single cycle. Table 2 shows perfor-
mance benchmarks for the ADSP-2106x.
The ADSP-2106x SHARC represents a new standard of integra-
tion for signal computers, combining a high performance
floating-point DSP core with integrated, on-chip system fea-
tures including up to 4M bit SRAM memory (see Table 1), a
host processor interface, DMA controller, serial ports and link
port, and parallel bus connectivity for glueless DSP
multiprocessing.
The ADSP-2106x continues SHARC’s industry-leading stan-
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The block diagram on Page 1 illustrates the following architec-
tural features:
Computation units (ALU, multiplier and shifter) with a
shared data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core at every core pro-
cessor cycle
Interval timer
On-chip SRAM
External port for interfacing to off-chip memory and
peripherals
Host port and multiprocessor Interface
DMA controller
Serial ports and link ports
JTAG Test Access Port
SHARC FAMILY CORE ARCHITECTURE
The ADSP-2106x includes the following architectural features
of the ADSP-21000 family core. The ADSP-2106x processors
are code- and function-compatible with the ADSP-21020.
Independent, Parallel Computation Units
The arithmetic/logic unit (ALU), multiplier and shifter all per-
form single-cycle instructions. The three units are arranged in
parallel, maximizing computational throughput. Single multi-
function instructions execute parallel ALU and multiplier oper-
ations. These computation units support IEEE 32-bit single-
precision floating-point, extended precision 40-bit floating-
point, and 32-bit fixed-point data formats.
Data Register File
A general–purpose data register file is used for transferring data
between the computation units and the data buses, and for stor-
ing intermediate results. This 10-port, 32-register (16 primary,
16 secondary) register file, combined with the ADSP-21000
Harvard architecture, allows unconstrained data flow between
computation units and internal memory.
Table 2. Benchmarks (at 40 MHz)
Benchmark Algorithm
Speed
Cycles
1024 Point Complex FFT (Radix 4, with
reversal)
0.46
Ps
18,221
FIR Filter (per tap)
25 ns
1
IIR Filter (per biquad)
100 ns
4
Divide (y/x)
150 ns
6
Inverse Square Root
225 ns
9
DMA Transfer Rate
240 Mbytes/s
Figure 2. ADSP-2106x System Sample Configuration
3
4
RESET
JTAG
6
ADSP-2106x
BMS
1
CLOCK
LINK
DEVICES
(6 MAX)
(
OPTIONAL)
CS
BOOT
EPROM
(
OPTIONAL)
MEMORY-
MAPPED
DEVICES
(
OPTIONAL)
OE
DATA
DMA DEVICE
(
OPTIONAL)
DATA
ADDR
DATA
HOST
PROCESSOR
INTERFACE
(
OPTIONAL)
CS
RD
PAGE
ADRCLK
ACK
BR1–6
DMAR1–2
CLKIN
IRQ2–0
LxCLK
TCLK0
RPBA
EBOOT
LBOOT
FLAG3–0
TIMEXP
LxACK
LxDAT3–0
DR0
DT0
RSF0
TFS0
RCLK0
TCLK1
DR1
DT1
RSF1
TFS1
RCLK1
ID2–0
SERIAL
DEVICE
(
OPTIONAL)
SERIAL
DEVICE
(
OPTIONAL)
PA
REDY
HBG
HBR
DMAG1–2
SBTS
MS3–0
WR
DATA47–0
DATA
ADDR
CS
ACK
WE
ADDR31–0
D
A
T
A
C
O
N
T
R
O
L
A
D
R
E
S
ADDR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBC22DRES | CONN EDGECARD 44POS .100 EYELET |
| 3-1624113-2 | INDUCTOR 18NH 5% 0805 |
| ADSP-21060CW-160 | IC DSP CONTROLLER 32BIT 240CQFP |
| ADSP-21060LCB-133 | IC DSP CONTROLLER 32BIT 225BGA |
| VI-B4Z-CY-F2 | CONVERTER MOD DC/DC 2V 20W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21060CZ-160 | 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21060CZ-160 | 制造商:Analog Devices 功能描述:Digital Signal Processor IC Supply Volta |
| ADSP-21060CZZ-133 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 240-Pin CQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 33MHZ 240CQFP - Trays |
| ADSP-21060CZZ-160 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 40MHz 40MIPS 240-Pin CQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 40MHZ 40MIPS 240CQFP - Trays |
| ADSP-21060DW-160 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。