- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄39 > ADP5042ACPZ-2-R7 (Analog Devices Inc)IC REG TRPL BCK/LINEAR 20LFCSP Datasheet資料下載
參數(shù)資料
| 型號： | ADP5042ACPZ-2-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/32頁 |
| 文件大?。?/td> | 1378K |
| 描述： | IC REG TRPL BCK/LINEAR 20LFCSP |
| 標準包裝： | 1 |
| 拓撲： | 降壓（降壓）同步（1），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 3 |
| 頻率 - 開關： | 3MHz |
| 電壓/電流 - 輸出 1： | 1.5V，800mA |
| 電壓/電流 - 輸出 2： | 1.8V，300mA |
| 電壓/電流 - 輸出 3： | 3.3V，300mA |
| 帶 LED 驅(qū)動器： | 無 |
| 帶監(jiān)控器： | 是 |
| 帶序列發(fā)生器： | 是 |
| 電源電壓： | 1.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 20-LFCSP-WQ（4x4） |
| 包裝： | 標準包裝 |
| 其它名稱： | ADP5042ACPZ-2-R7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADP5042
Data Sheet
Rev. A | Page 24 of 32
The peak-to-peak output voltage ripple for the selected output
capacitor and inductor values is calculated using the following
equation:
(
)
OUT
SW
IN
RIPPLE
C
L
f
V
V
?/DIV>
?/DIV>
?/DIV>
?/DIV>
=
2
2?/DIV>
OUT
SW
RIPPLE
C
f
I
?/DIV>
?/DIV>
8
Capacitors with lower equivalent series resistance (ESR) are
preferred to guarantee low output voltage ripple, as shown in
the following equation:
IPPLE
RIPPLE
COUT
I
V
ESR
d
The effective capacitance needed for stability, which includes
temperature and dc bias effects, is a minimum of 7 礔 and a
maximum of 40 礔.
Table 12. Suggested 10 糉 Capacitors
Vendor
Type Model
Case
Size
Voltage
Rating (V)
Murata
X5R
GRM188R60J106 0603 6.3
Taiyo Yuden X5R
JMK107BJ475
0603 6.3
TDK
X5R
C1608JB0J106K
0603 6.3
Panasonic
X5R
ECJ1VB0J106M
0603 6.3
The buck regulator requires 10 礔 output capacitors to guaran-
tee stability and response to rapid load variations and to transition
in and out the PWM/PSM modes. In certain applications, where
the buck regulator powers a processor, the operating state is
known because it is controlled by software. In this condition,
the processor can drive the MODE pin according to the operating
state; consequently, it is possible to reduce the output capacitor
from 10 礔 to 4.7 礔 because the regulator does not expect a
large load variation when working in PSM mode (see Figure 62).
SW
VIN1
VIN2
VIN3
VOUT1
VOUT2
nRSTO
PGND
VOUT3
L1
1礖
C6
4.7礔
C4
1礔
R1
100k&
C5
1礔
C2
4.7礔
C1
1礔
C3
1礔
AVIN
R
FLT
30&
V
IN
.3V TO 5.5V
MICRO PMU
ADP5042
PROCESSOR
ANALOG
SUB-SYSTEM
VCORE
VDDIO
RESET
GPIO1
MODE
WDI
GPIO2
ENx
GPIO[x:y]
VANA
3
Figure 62. Processor System Power Management with PSM/PWM Control
Input Capacitor
Higher value input capacitors help to reduce the input voltage
ripple and improve transient response. Maximum input
capacitor current is calculated using the following equation:
IN
OUT
IN
OUT
MAX
LOAD
CIN
V
V
V
V
I
I
)
(
)
(
e
To minimize supply noise, place the input capacitor as close
to the VIN pin of the buck as possible. As with the output
capacitor, a low ESR capacitor is recommended.
The effective capacitance needed for stability, which includes
temperature and dc bias effects, is a minimum of 3 礔 and a
maximum of 10 礔. A list of suggested capacitors is shown in
Table 13.
Table 13. Suggested 4.7 糉 Capacitors
Vendor
Type Model
Case
Size
Voltage
Rating
(V)
Murata
X5R
GRM188R60J475ME19D 0603 6.3
Taiyo Yuden X5R
JMK107BJ475
0603 6.3
Panasonic
X5R
ECJ-0EB0J475M
0402 6.3
LDO CAPACITOR SELECTION
Output Capacitor
The ADP5042 LDOs are designed for operation with small,
space-saving ceramic capacitors, but they function with most
commonly used capacitors as long as care is taken with the ESR
value. The ESR of the output capacitor affects stability of the
LDO control loop. A minimum of 0.70 礔 capacitance with an
ESR of 1 & or less is recommended to ensure stability of the
ADP5042. Transient response to changes in load current is also
affected by output capacitance. Using a larger value of output
capacitance improves the transient response of the ADP5042 to
large changes in load current.
Input Bypass Capacitor
Connecting a 1 礔 capacitor from VIN2 and VIN3 to GND
reduces the circuit sensitivity to printed circuit board (PCB)
layout, especially when long input traces or high source
impedance is encountered. If greater than 1 礔 of output
capacitance is required, increase the input capacitor to match it.
Table 14. Suggested 1.0 糉 Capacitors
Vendor
Type Model
Case
Size
Voltage
Rating
(V)
Murata
X5R GRM155R61A105ME15 0402 10.0
TDK
X5R
C1005JB0J105KT
0402 6.3
Panasonic
X5R
ECJ0EB0J105K
0402 6.3
Taiyo Yuden X5R
LMK105BJ105MV-F
0402 10.0
相關PDF資料 |
PDF描述 |
|---|---|
| ADT6402SRJZ-RL7 | IC TEMP SENS TRIP PT PP SOT-23-6 |
| ADT6501SRJZP085RL7 | IC TEMP SENSOR MICROPWR SOT23-5 |
| ADT7302ARTZ-500RL7 | IC SENSOR TEMP 13BIT DGT SOT23-6 |
| ADT7310TRZ | IC TEMP SENSOR 16BIT SPI 8SOIC |
| ADT7461AARMZ-R | IC TEMP SENSOR DGTL 2CH 8-MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5042CP-1-EVALZ | 功能描述:電源管理IC開發(fā)工具 Output Buck Regulator + Dual Fixed Eval RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ADP5042CP-2-EVALZ | 功能描述:電源管理IC開發(fā)工具 Output Buck Regulator + Dual Fixed Eval RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ADP5043ACPZ-1-R7 | 功能描述:IC REG DL BUCK/LINEAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標準包裝:2,500 系列:- 拓撲:降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數(shù):5 頻率 - 開關:300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動器:無 帶監(jiān)控器:無 帶序列發(fā)生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| ADP5043CP-1-EVALZ | 功能描述:BOARD EVAL ADP5043CP-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:* 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結構:升壓 頻率 - 開關:3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP50450003CBZR | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。