- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄39 > ADP5042ACPZ-2-R7 (Analog Devices Inc)IC REG TRPL BCK/LINEAR 20LFCSP Datasheet資料下載
參數(shù)資料
| 型號： | ADP5042ACPZ-2-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 1/32頁 |
| 文件大?。?/td> | 1378K |
| 描述： | IC REG TRPL BCK/LINEAR 20LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 拓?fù)洌?/td> | 降壓（降壓）同步（1），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 3 |
| 頻率 - 開關(guān)： | 3MHz |
| 電壓/電流 - 輸出 1： | 1.5V，800mA |
| 電壓/電流 - 輸出 2： | 1.8V，300mA |
| 電壓/電流 - 輸出 3： | 3.3V，300mA |
| 帶 LED 驅(qū)動器： | 無 |
| 帶監(jiān)控器： | 是 |
| 帶序列發(fā)生器： | 是 |
| 電源電壓： | 1.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-WQ（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | ADP5042ACPZ-2-R7DKR |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Micro PMU with 0.8 A Buck, Two 300 mA LDOs
Su ervisor Watchdo and Manual Reset
Data Sheet
ADP5042
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
F x 7 1 4 1 11
? 1 -2 11An l
vi
In Allri h r rv
FEATURES
Input voltage range: 2.3 V to 5.5 V
One 0.8 A buck regulator
Two 300 mA LDOs
20-lead, 4 mm ?4 mm LFCSP package
Initial regulator accuracy: ?%
Overcurrent and thermal protection
Soft start
Undervoltage lockout
Open drain processor reset with threshold monitoring
?.5% threshold accuracy over the full temperate range
Guaranteed reset output valid to VCC = 1 V
Dual watchdog for secure systems
Watchdog 1 controls reset
Watchdog 2 controls reset and regulators power cycle
Buck key specifications
Current mode topology for excellent transient response
3 MHz operating frequency
Uses tiny multilayer inductors and capacitors
Mode pin selects forced PWM or auto PFM/PSM modes
100% duty cycle low dropout mode
LDOs key specifications
Low VIN from 1.7 V to 5.5 V
Stable with1 礔 ceramic output capacitors
High PSRR, 60 dB PSRR up to 1 kHz/10 kHz
Low output noise
110 礦 rms typical output noise at VOUT = 2.8 V
Low dropout voltage: 150 mV at 300 mA load
40癈 to +125癈 junction temperature range
HIGH LEVEL BLOCK DIAGRAM
FPWM
PSM/PWM
MODE
SW
VOUT1
PGND
C6
10礔
V
OUT1
AT
800mA
L1
1礖
EN_BK
BUCK
EN_LDO1
LDO1
(DIGITAL)
EN_LDO2
LDO2
(ANALOG)
VIN1
EN3
AVIN
AVIN
EN1
VIN2
VIN3
EN2
AGND
C2
1礔
VOUT2
VOUT3
WSTAT
WDI1
WDI2
nRSTO
V
OUT2
AT
300mA
C4
1礔
V
OUT3
AT
300mA
C5
4.7礔
ON
OFF
ON
OFF
ON
OFF
N1 = 2.3V
TO 5.5V
AVIN
R
FILT
= 30&
N2 = 1.7V
TO 5.5V
MR
C1
1礔
N3 = 1.7V
TO 5.5V
C3
1礔
Figure 1.
GENERAL DESCRIPTION
The ADP5042 combines one high performance buck regulator
and two low dropout regulators (LDO) in a small 20-lead
LFCSP to meet demanding performance and board space
requirements.
The high switching frequency of the buck regulator enables
use of tiny multilayer external components and minimizes the
board space.
The MODE pin selects the buck mode of operation. When set
to logic high, the buck regulators operate in forced PWM mode.
When the MODE pin is set to logic low, the buck regulators
operate in PWM mode when the load is around the nominal
value. When the load current falls below a predefined threshold
the regulator operates in power save mode (PSM) improving
the light-load efficiency.
The low quiescent current, low dropout voltage, and wide input
voltage range of the ADP5042 LDOs extend the battery life of
portable devices. The two LDOs maintain power supply
rejection greater than 60 dB for frequencies as high as 10 kHz
while operating with a low headroom voltage.
Each regulator is activated by a high level on the respective
enable pin. The ADP5042 is available with factory programmable
default output voltages and can be set to a wide range of options.
The ADP5042 contains supervisory circuits that monitor
power supply voltage levels and code execution integrity in
microprocessor-based systems. They also provide power-on
reset signals. An on-chip dual watchdog timer can reset the
microprocessor or power cycle the system (Watchdog 2) if it
fails to strobe within a preset timeout period.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADT6402SRJZ-RL7 | IC TEMP SENS TRIP PT PP SOT-23-6 |
| ADT6501SRJZP085RL7 | IC TEMP SENSOR MICROPWR SOT23-5 |
| ADT7302ARTZ-500RL7 | IC SENSOR TEMP 13BIT DGT SOT23-6 |
| ADT7310TRZ | IC TEMP SENSOR 16BIT SPI 8SOIC |
| ADT7461AARMZ-R | IC TEMP SENSOR DGTL 2CH 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5042CP-1-EVALZ | 功能描述:電源管理IC開發(fā)工具 Output Buck Regulator + Dual Fixed Eval RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ADP5042CP-2-EVALZ | 功能描述:電源管理IC開發(fā)工具 Output Buck Regulator + Dual Fixed Eval RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ADP5043ACPZ-1-R7 | 功能描述:IC REG DL BUCK/LINEAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 拓?fù)?降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數(shù):5 頻率 - 開關(guān):300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動器:無 帶監(jiān)控器:無 帶序列發(fā)生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| ADP5043CP-1-EVALZ | 功能描述:BOARD EVAL ADP5043CP-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP50450003CBZR | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。