- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄39 > ADP5041ACPZ-1-R7 (Analog Devices Inc)IC REG TRPL BCK/LINEAR 20-LFCSP Datasheet資料下載
參數(shù)資料
| 型號： | ADP5041ACPZ-1-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/40頁 |
| 文件大小： | 3581K |
| 描述： | IC REG TRPL BCK/LINEAR 20-LFCSP |
| 標準包裝： | 1 |
| 拓撲： | 降壓（降壓）同步（1），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 3 |
| 頻率 - 開關： | 3MHz |
| 電壓/電流 - 輸出 1： | 0.8 V ~ 3.8 V，1.2A |
| 電壓/電流 - 輸出 2： | 0.8 V ~ 5.2 V，300mA |
| 電壓/電流 - 輸出 3： | 0.8 V ~ 5.2 V，300mA |
| 帶 LED 驅(qū)動器： | 無 |
| 帶監(jiān)控器： | 是 |
| 帶序列發(fā)生器： | 無 |
| 電源電壓： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 20-LFCSP-WQ（4x4） |
| 包裝： | 標準包裝 |
| 其它名稱： | ADP5041ACPZ-1-R7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
ADP5041
Rev. 0 | Page 31 of 40
APPLICATIONS INFORMATION
BUCK EXTERNAL COMPONENT SELECTION
Trade-offs between performance parameters such as efficiency
and transient response are made by varying the choice of
external components in the applications circuit, as shown in
Figure 1.
Feedback Resistors
Referring to Figure 102, the total combined resistance for R1
and R2 is not to exceed 400 k?
Inductor
The high switching frequency of the ADP5041 buck allows for
the selection of small chip inductors. For best performance, use
inductor values between 0.7 糎 and 3.0 糎. Suggested inductors
are shown in Table 9.
The peak-to-peak inductor current ripple is calculated using
the following equation:
L
f
V
V
V
V
SW
IN
OUT
IN
OUT
RIPPLE
?/DIV>
?/DIV>
?/DIV>
=
)
(
where:
fSW is the switching frequency.
L is the inductor value.
The minimum dc current rating of the inductor must be greater
than the inductor peak current. The inductor peak current is
calculated using the following equation:
2
)
(
RIPPLE
MAX
LOAD
PEAK
I
I
+
=
Table 9. Suggested 1.0 糎 Inductors
Vendor
Model
Dimensions
(mm)
ISAT
(mA)
DCR
(m?
Murata
LQM2MPN1R0NG0B 2.0 ?1.6 ?0.9 1400
85
Murata
LQM18FN1R0M00B
3.2 ?2.5 ?1.5 2300
54
Tayo Yuden CBC322ST1R0MR
3.2 ?2.5 ?2.5 2000
71
Coilcraft
XFL4020-102ME
4.0 ?4.0 ?2.1 5400
11
Coilcraft
XPL2010-102ML
1.9 ?2.0 ?1.0 1800
89
Toko
MDT2520-CN
2.5 ?2.0 ?1.2 1350
85
Inductor conduction losses are caused by the flow of current
through the inductor, which has an associated internal dc
resistance (DCR). Larger sized inductors have smaller DCR,
which may decrease inductor conduction losses. Inductor core
losses are related to the magnetic permeability of the core material.
Because the buck is a high switching frequency dc-to-dc converter,
shielded ferrite core material is recommended for its low core
losses and low EMI.
Output Capacitor
Higher output capacitor values reduce the output voltage ripple
and improve load transient response. When choosing the
capacitor value, it is also important to account for the loss of
capacitance due to output voltage dc bias.
Ceramic capacitors are manufactured with a variety of dielec-
trics, each with a different behavior over temperature and
applied voltage. Capacitors must have a dielectric adequate
to ensure the minimum capacitance over the necessary
temperature range and dc bias conditions. X5R or X7R
dielectrics with a voltage rating of 6.3 V or 10 V are highly
recommended for best performance. Y5V and Z5U dielectrics
are not recommended for use with any dc-to-dc converter
because of their poor temperature and dc bias characteristics.
The worst-case capacitance accounting for capacitor variation
over temperature, component tolerance, and voltage is calcu-
lated using the following equation:
CEFF = COUT ?(1 TEMPCO) ?(1 TOL)
where:
CEFF is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
In this example, the worst-case temperature coefficient (TEMPCO)
over 40癈 to +85癈 is assumed to be 15% for an X5R dielectric.
The tolerance of the capacitor (TOL) is assumed to be 10%, and
COUT is 9.24 糉 at 1.8 V, as shown in Figure 108.
Substituting these values in the equation yields
CEFF = 9.24 糉 ?(1 0.15) ?(1 0.1) = 7.07糉
To guarantee the performance of the buck, it is imperative
that the effects of dc bias, temperature, and tolerances on the
behavior of the capacitors be evaluated for each application.
0
2
4
6
8
10
12
0
1
2
3
4
5
6
DC BIAS VOLTAGE V
Figure 108. Typical Capacitor Performance
The peak-to-peak output voltage ripple for the selected output
capacitor and inductor values is calculated using the following
equation:
T
IN
OUT
SW
RIPPLE
RIPPLE
C
L
f
V
C
f
I
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
=
2
2
H
8
?/DIV>
相關PDF資料 |
PDF描述 |
|---|---|
| ADP5042ACPZ-2-R7 | IC REG TRPL BCK/LINEAR 20LFCSP |
| ADT6402SRJZ-RL7 | IC TEMP SENS TRIP PT PP SOT-23-6 |
| ADT6501SRJZP085RL7 | IC TEMP SENSOR MICROPWR SOT23-5 |
| ADT7302ARTZ-500RL7 | IC SENSOR TEMP 13BIT DGT SOT23-6 |
| ADT7310TRZ | IC TEMP SENSOR 16BIT SPI 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5041CP-1-EVALZ | 功能描述:ADP5041 - DC/DC, Step Down with LDO 3, Non-Isolated Outputs Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 主要用途:DC/DC，LDO 步降 輸出和類型:3，非隔離 功率 - 輸出:- 電壓 - 輸出:- 電流 - 輸出:1.2A，300mA，300mA 電壓 - 輸入:2.3 V ~ 5.5 V 穩(wěn)壓器拓撲:降壓 頻率 - 開關:3MHz 板類型:完全填充 所含物品:板 使用的 IC/零件:ADP5041 標準包裝:1 |
| ADP5042 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Micro PMU with 0.8 A Buck, Two 300 mA LDOs Supervisory, Watchdog and Manual Reset |
| ADP5042ACPZ-1 | 制造商:Analog Devices 功能描述:PMU 2 LDO DUAL BUCK 20LFCSP 制造商:Analog Devices 功能描述:PMU, 2 LDO, DUAL BUCK, 20LFCSP |
| ADP5042ACPZ-1-R7 | 功能描述:IC REG TRPL BCK/LINEAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標準包裝:2,500 系列:- 拓撲:降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數(shù):5 頻率 - 開關:300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動器:無 帶監(jiān)控器:無 帶序列發(fā)生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| ADP5042ACPZ-2 | 制造商:Analog Devices 功能描述:PMU 2 LDO DUAL BUCK 20LFCSP 制造商:Analog Devices 功能描述:PMU, 2 LDO, DUAL BUCK, 20LFCSP |
發(fā)布緊急采購，3分鐘左右您將得到回復。