參數(shù)資料
型號(hào)： ADP5041ACPZ-1-R7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 28/40頁(yè)
文件大小： 3581K
描述： IC REG TRPL BCK/LINEAR 20-LFCSP
標(biāo)準(zhǔn)包裝： 1
拓?fù)洌?/td> 降壓（降壓）同步（1），線性（LDO）（2）
功能： 任何功能
輸出數(shù)： 3
頻率 - 開(kāi)關(guān)： 3MHz
電壓/電流 - 輸出 1： 0.8 V ~ 3.8 V，1.2A
電壓/電流 - 輸出 2： 0.8 V ~ 5.2 V，300mA
電壓/電流 - 輸出 3： 0.8 V ~ 5.2 V，300mA
帶 LED 驅(qū)動(dòng)器： 無(wú)
帶監(jiān)控器： 是
帶序列發(fā)生器： 無(wú)
電源電壓： 2.3 V ~ 5.5 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 20-WFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 20-LFCSP-WQ（4x4）
包裝： 標(biāo)準(zhǔn)包裝
其它名稱： ADP5041ACPZ-1-R7DKR
ADP5041
Data Sheet
 
Rev. 0 | Page 28 of 40
PSM Current Threshold
The PSM current threshold is set to 100 mA. The buck employs
a scheme that enables this current to remain accurately con-
trolled, independent of input and output voltage levels. This
scheme also ensures that there is very little hysteresis between
the PSM current threshold for entry to, and exit from, the PSM
mode. The PSM current threshold is optimized for excellent
efficiency over all load currents.
Short-Circuit Protection
The buck includes frequency foldback to prevent current
runaway on a hard short at the output. When the voltage at the
feedback pin falls below half the internal reference voltage,
indicating the possibility of a hard short at the output, the
switching frequency is reduced to half the internal oscillator
frequency. The reduction in the switching frequency allows
more time for the inductor to discharge, preventing a runaway
of output current.
Soft Start
The buck has an internal soft start function that ramps the
output voltage in a controlled manner upon startup, thereby
limiting the inrush current. This prevents possible input voltage
drops when a battery or a high impedance power source is
connected to the input of the converter.
Current Limit
The buck has protection circuitry to limit the amount of
positive current flowing through the PFET switch and the
amount of negative current flowing through the synchronous
rectifier. The positive current limit on the power switch limits
the amount of current that can flow from the input to the
output. The negative current limit prevents the inductor
current from reversing direction and flowing out of the load.
100% Duty Operation
With a drop in input voltage, or with an increase in load
current, the buck may reach a limit where, even with the PFET
switch on 100% of the time, the output voltage drops below the
desired output voltage. At this limit, the buck transitions to a
mode where the PFET switch stays on 100% of the time. When
the input conditions change again and the required duty cycle
falls, the buck immediately restarts PWM regulation without
allowing overshoot on the output voltage.
LDO SECTION
The ADP5041 contains two LDOs with low quiescent current
that provide output currents up to 300 mA. The low 10 糀
typical quiescent current at no load makes the LDO ideal for
battery-operated portable equipment.
The LDOs operate with an input voltage range of 1.7 V to
5.5 V. The wide operating range makes these LDOs suitable for
cascade configurations where the LDO supply voltage is provided
from the buck regulator.
Each LDO output voltage is set though external resistor
dividers, as shown in Figure 103. VFB2 and VFB3 are internally set
to 0.5 V. The output voltage can be set from 0.8 V to 5.2 V.
LD01, LD02
R
A
R
B
VIN2, VIN3
VOUT2, VOUT3
VOUT2,
VOUT3
FB2, FB3
C7
2.2礔
 
Figure 103. LDOs External Output Voltage Setting
The LDOs also provide high power supply rejection ratio (PSRR),
low output noise, and excellent line and load transient response
with small ceramic 1 糉 input and 2.2 糉 output capacitors.
LDO2 is optimized to supply analog circuits because it offers
better noise performance compared to LDO1. LDO1 should be
used in applications where noise performance is not critical.
SUPERVISORY SECTION
The ADP5041 provides microprocessor supply voltage super-
vision by controlling the reset input of the microprocessor.
Code execution errors are avoided during power-up, power-
down, and brownout conditions by asserting a reset signal when
the supply voltage is below a preset threshold and by allowing
supply voltage stabilization with a fixed timeout reset pulse
after the supply voltage rises above the threshold. In addition,
problems with microprocessor code execution can be monitored
and corrected with a watchdog timer.
Reset Output
The ADP5041 has an active low, open-drain reset output. This
output structure requires an external pull-up resistor to connect
the reset output to a voltage rail that is no higher than 6 V. The
resistor should comply with the logic low and logic high voltage
level requirements of the microprocessor while supplying input
current and leakage paths on the nRSTO pin. A 10 k?resistor is
adequate in most situations.
The reset output is asserted when the monitored rail is below
the reset threshold (VTH) or when WDI is not serviced within
the watchdog timeout period (tWDI). Reset remains asserted for the
duration of the reset active timeout period (tRP) after the monitored
rail rises above the reset threshold or after the watchdog timer
times out. Figure 104 illustrates the behavior of the reset output,
nRSTO, and it assumes that VOUT2 is selected as the rail to be
monitored and supplies the external pull-up connected to the
nRSTO output.
相關(guān)PDF資料
PDF描述
ADP5042ACPZ-2-R7 IC REG TRPL BCK/LINEAR 20LFCSP
ADT6402SRJZ-RL7 IC TEMP SENS TRIP PT PP SOT-23-6
ADT6501SRJZP085RL7 IC TEMP SENSOR MICROPWR SOT23-5
ADT7302ARTZ-500RL7 IC SENSOR TEMP 13BIT DGT SOT23-6
ADT7310TRZ IC TEMP SENSOR 16BIT SPI 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP5041CP-1-EVALZ 功能描述:ADP5041 - DC/DC, Step Down with LDO 3, Non-Isolated Outputs Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 主要用途:DC/DC，LDO 步降 輸出和類型:3，非隔離 功率 - 輸出:- 電壓 - 輸出:- 電流 - 輸出:1.2A，300mA，300mA 電壓 - 輸入:2.3 V ~ 5.5 V 穩(wěn)壓器拓?fù)?降壓 頻率 - 開(kāi)關(guān):3MHz 板類型:完全填充 所含物品:板 使用的 IC/零件:ADP5041 標(biāo)準(zhǔn)包裝:1
ADP5042 制造商:AD 制造商全稱:Analog Devices 功能描述:Micro PMU with 0.8 A Buck, Two 300 mA LDOs Supervisory, Watchdog and Manual Reset
ADP5042ACPZ-1 制造商:Analog Devices 功能描述:PMU 2 LDO DUAL BUCK 20LFCSP 制造商:Analog Devices 功能描述:PMU, 2 LDO, DUAL BUCK, 20LFCSP
ADP5042ACPZ-1-R7 功能描述:IC REG TRPL BCK/LINEAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 拓?fù)?降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數(shù):5 頻率 - 開(kāi)關(guān):300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動(dòng)器:無(wú) 帶監(jiān)控器:無(wú) 帶序列發(fā)生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
ADP5042ACPZ-2 制造商:Analog Devices 功能描述:PMU 2 LDO DUAL BUCK 20LFCSP 制造商:Analog Devices 功能描述:PMU, 2 LDO, DUAL BUCK, 20LFCSP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*