參數(shù)資料
型號(hào)： ADM1060
廠商： Analog Devices, Inc.
英文描述： DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes
中文描述： 通信系統(tǒng)監(jiān)控/排序電路
文件頁數(shù)： 40/45頁
文件大小： 303K
代理商： ADM1060
ADM1060
PROGRAMMNGADM1060
–
40
–
REV. PrJ 11/02
PRELIMINARY TECHNICAL DATA
SMBUS PR OT OC OL S F OR R AM AND E E PR OM
T he ADM1060 contains volatile registers (RAM) and
non-volatile EEPROM. User RAM occupies address loca-
tions from 00h to DFh, whilst EEPROM occupies ad-
dresses from F800h to F9FFh.
Data can be written to and read from both RAM and
EEPROM as single data bytes.
Data can only be written to unprogrammed EEPROM
locations. T o write new data to a programmed location it
is first necessary to erase it. EEPROM erasure cannot be
done at the byte level, the EEPROM is arranged as 16
pages of 32 bytes, and an entire page must be erased.
Page erasure is enabled by setting bit 3 in register
UPDCFG (address 90h) to 1. If this is not set then page
erasure cannot occur, even if the command byte (FEh) is
programmed across the SMBus.
A D M1060 WR IT E OPE R A T IONS
T he SMBus specification defines several protocols for
different types of read and write operations. T he ones used
in the ADM1060 are discussed below. T he following ab-
breviations are used in the diagrams:
S
-
ST AR T
P
-
ST OP
R
-
R E AD
W
-
W R IT E
A
-
A C K N OW L E D G E
A
-
NO AC K NOWL E D G E
T he ADM1060 uses the following SMBus write protocols:
Send Byte
In this operation the master device sends a single com-
mand byte to a slave device, as follows:
1. T he master device asserts a start condition on SDA.
2. T he master sends the 7-bit slave address followed by
the write bit (low).
3. T he addressed slave device asserts ACK on SDA.
4. T he master sends a command code.
5. T he slave asserts ACK on SDA.
6. T he master asserts a ST OP condition on SDA and the
transaction ends.
In the ADM1060, the send byte protocol is used for two
purposes.
1. T o write a register address to RAM for a subsequent
single byte read from the same address or block read or
write starting at that address. T his is illustrated in Figure
9a.
S
ASLAVE
RAM
ADDRESS
(00h TO DFh)
A P
1
2
3
4
5
6
Figure 9a. Setting A RAM Address For Subsequent Read
3. Erase a page of EEPROM memory. EEPROM
memory can be written to only if it is unprogrammed.
Before writing to one or more EEPROM memory
locations that are already programmed, the page or
pages containing those locations must first be erased.
EEPROM memory is erased by writing a command
byte.
T he master sends a command code that tells the slave
device to erase the page. T he ADM1060 command
code for a pages(s) erasure is FEh (11111110). Note
that, in order for page erasure to take place, the page
address has to be given in the previous write word
transaction (see write byte below). Also, bit 3 in regis-
ter UPDCFG (address 90h) must be set to 1.
S
ASLAVE
COMMAND
BYTE
(FEh)
A P
1
2
3
4
5
6
Figure 9b. EEPROM Page Erasure
As soon as the ADM1060 receives the command byte,
page erasure begins. T he master device can send a
ST OP command as soon as it sends the command
byte. Page erasure takes approximately 20ms. If the
ADM1060 is accessed before erasure is complete, it
will respond with No Acknowledge.
Write Byte/Word
In this operation the master device sends a command byte
and one or two data bytes to the slave device, as follows:
1. T he master device asserts a start condition on SDA.
2. T he master sends the 7-bit slave address followed by
the write bit (low).
3. T he addressed slave device asserts ACK on SDA.
4. T he master sends a command code.
5. T he slave asserts ACK on SDA.
6. T he master sends a data byte.
7. T he slave asserts ACK on SDA.
8. T he master sends a data byte (or may assert ST OP at
this point).
9. T he slave asserts ACK on SDA.
10.T he master asserts a ST OP condition on SDA to end
the transaction.
In the ADM1060, the write byte/word protocol is used for
three purposes.
1. Write a single byte of data to RAM. In this case the
command byte is the RAM address from 00h to DFh
and the (only) data byte is the actual data. T his is illus-
trated in Figure 9c.
S
SLAVE
ADDRESS
W
A
RAM
ADDRESS
(00h TO DFh)
A DATA A P
1
2
3
4
5
6
7
8
Figure 9c. Single Byte Write To RAM
2. Set up a two byte EEPROM address for a subsequent
read, write, block read, block write or page erase. In
相關(guān)PDF資料
PDF描述
ADM1060ARU CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF
ADM1064 Super Sequencer with Voltage Readback ADC
ADM1064ACP Super Sequencer with Voltage Readback ADC
ADM1064ACP-REEL Super Sequencer with Voltage Readback ADC
ADM1064ACP-REEL7 Super Sequencer with Voltage Readback ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM1060ARU 功能描述:IC SUPERVIS/SEQUENC 7-CH 28TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT
ADM1060ARUCS0001R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0100R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0101R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0102R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*