參數(shù)資料
型號： ADM1060
廠商： Analog Devices, Inc.
英文描述： DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes
中文描述： 通信系統(tǒng)監(jiān)控/排序電路
文件頁數(shù)： 18/45頁
文件大?。?/td> 303K
代理商： ADM1060
ADM1060
ADM1060 LOGIC
–
18
–
REV. PrJ 11/02
PRELIMINARY TECHNICAL DATA
Figure 5. Detailed Diagram for function A of PLB1
T he diagram shown highlights all 21 inputs to a given
function and the register/ bits which need to be set in
order to condition the 21 inputs correctly. T he diagram
only shows function A of Programmable Logic Block 1
(PLB1) but all functions are programmed in the same way.
If, as an example, the user wishes to assert PLBOUT
200ms after all of the supplies are in spec. (PLBOUT may
be used to drive the enable pin of an LDO) then the
supply fault detectors VBn, VH and VPn are required to
control the function. T he function is programmed as
follows:-
T he IGNORE bit of all the other inputs (GPI
’
s, PDB
’
s
WDI) in the relevant P1xxxIMK registers is set to 1.
T hus, regardless of their status, the input to the function
AND gate for these inputs will be 1.
Since the SFD
’
s assert a 1 under a fault condition and a
0 when the supplies are in tolerance, the SFD outputs
need to be inverted before being applied to the function.
T hus the relevant bit in the P1SFDPOL register is set
(See T able Y).
T he function is enabled (bit 1 of register P1EN- T able
Z))
A rise time of 200ms is programmed (register
P1PDBT IM- see register map overleaf for details)
ENABLE
FUNCTION A
07H P1EN.1
PLB2
00H P1PLBPOLA.0
01H P1PLBIMKA.0
INVERT
IGNORE
TO
FUNCTION B
PDB
RISE TIME
0CH P1PDBTIM.7-4
FALL TIME
PLB3
00H P1PLBPOLA.1
01H P1PLBIMKA.1
INVERT
IGNORE
PLB4
00H P1PLBPOLA.2
01H P1PLBIMKA.2
INVERT
IGNORE
PLB5
00H P1PLBPOLA.3
01H P1PLBIMKA.3
INVERT
IGNORE
PLB6
00H P1PLBPOLA.4
01H P1PLBIMKA.4
INVERT
IGNORE
PLB7
00H P1PLBPOLA.5
01H P1PLBIMKA.5
INVERT
IGNORE
PLB8
00H P1PLBPOLA.6
01H P1PLBIMKA.6
INVERT
IGNORE
PLB9
00H P1PLBPOLA.7
01H P1PLBIMKA.7
INVERT
IGNORE
VB1
02H P1SFDPOLA.0
03H P1SFDIMKA.0
INVERT
IGNORE
VB2
02H P1SFDPOLA.1
03H P1SFDIMKA.1
INVERT
IGNORE
VH
02H P1SFDPOLA.2
03H P1SFDIMKA.2
INVERT
IGNORE
VP1
02H P1SFDPOLA.3
03H P1SFDIMKA.3
INVERT
IGNORE
VP2
02H P1SFDPOLA.4
03H P1SFDIMKA.4
INVERT
IGNORE
VP3
02H P1SFDPOLA.5
03H P1SFDIMKA.5
INVERT
IGNORE
VP4
02H P1SFDPOLA.6
03H P1SFDIMKA.6
INVERT
IGNORE
GPI1
04H P1GPIPOL.4
05H P1GPIIMK.4
INVERT
IGNORE
GPI2
04H P1GPIPOL.5
05H P1GPIIMK.5
INVERT
IGNORE
GPI3
04H P1GPIPOL.6
05H P1GPIIMK.6
INVERT
IGNORE
GPI4
04H P1GPIPOL.7
05H P1GPIIMK.7
INVERT
IGNORE
WDI_P
06H P1WDICFG.7
06H P1WDICFG.6
INVERT
IGNORE
WDI_L
06H P1WDICFG.5
06H P1WDICFG.4
INVERT
IGNORE
0CH P1PDBTIM.3-0
07H P1EN.2
PLBOUT
PLB1
(ie) Not Connected
相關(guān)PDF資料
PDF描述
ADM1060ARU CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF
ADM1064 Super Sequencer with Voltage Readback ADC
ADM1064ACP Super Sequencer with Voltage Readback ADC
ADM1064ACP-REEL Super Sequencer with Voltage Readback ADC
ADM1064ACP-REEL7 Super Sequencer with Voltage Readback ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM1060ARU 功能描述:IC SUPERVIS/SEQUENC 7-CH 28TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 標準包裝:1 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復位:高有效 復位超時:- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT
ADM1060ARUCS0001R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
ADM1060ARUCS0100R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
ADM1060ARUCS0101R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
ADM1060ARUCS0102R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*