參數(shù)資料
型號: ADC16061
廠商: National Semiconductor Corporation
英文描述: Self-Calibrating 16-Bit, 2.5 MSPS, 390 mW A/D Converter(16位2.5 MSPS,390 mW可自行校對的A/D轉換器)
中文描述: 自校準16位,250 MSPS的,390毫瓦的A / D轉換器(16位250 MSPS的,390毫瓦可自行校對的的A / D轉換器)
文件頁數(shù): 17/20頁
文件大?。?/td> 476K
代理商: ADC16061
Applications Information
(Continued)
5.0 LAYOUT AND GROUNDING
Proper grounding and proper routing of all signals are es-
sential to ensure accurate conversion. Separate analog and
digital ground planes that are connected beneath the
ADC16061 are required to achieve specified performance.
The analog and digital grounds may be in the same layer, but
should be separated from each other and should never
overlap each other. Separation should be at least
1
8
inch,
where possible.
The ground return for the digital supply (DGND I/O ) carries
the ground current for the output drivers. This output current
can exhibit high transients that could add noise to the con-
version process. To prevent this from happening, the DGND
I/O pin should
NOT
be connected in close proximity to any of
the ADC16061’s other ground pins.
Capacitive coupling between the typically noisy digital
ground plane and the sensitive analog circuitry can lead to
poor performance that may seem impossible to isolate and
remedy. The solution is to keep the analog circuitry sepa-
rated from the digital circuitry and from the digital ground
plane.
Digital circuits create substantial supply and ground current
transients. The logic noise thus generated could have sig-
nificant impact upon system noise performance. The best
logic family to use in systems with A/D converters is one
which employs non-saturating transistor designs, or has low
noise characteristics, such as the 74LS, 74HC(T) and
74AC(T)Q families. The worst noise generators are logic
families that draw the largest supply current transients dur-
ing clock or signal edges, like the 74F and the 74AC(T)
families.
Since digital switching transients are composed largely of
high frequency components, total ground plane copper
weight will have little effect upon the logic-generated noise.
This is because of the skin effect. Total surface area is more
important than is total ground plane volume.
An effective way to control ground noise is by connecting the
analog and digital ground planes together beneath the ADC
with a copper trace that is very narrow compared with the
rest of the ground plane. A typical width is 3/16 inch (4 to 5
mm).This narrowing beneath the converter provides a fairly
high impedance to the high frequency components of the
digital switching currents, directing them away from the ana-
log pins. The relatively lower frequency analog ground cur-
rents see a relatively low impedance across this narrow
ground connection.
Generally, analog and digital lines should cross each other at
90 degrees to avoid getting digital noise into the analog path.
To maximize accuracy in high speed, high resolution sys-
tems, however, avoid crossing analog and digital lines alto-
gether. It is important to keep any clock lines isolated from
ALL other lines, including other digital lines. Even the gen-
erally accepted 90 degree crossing should be avoided as
even a little coupling can cause problems at high frequen-
cies. This is because other lines can introduce phase noise
(jitter) into the clock line, which can lead to degradation of
SNR.
Best performance at high frequencies and at high resolution
is obtained with a straight signal path. That is, the signal path
through all components should form a straight line wherever
possible.
Be especially careful with the layout of inductors. Mutual
inductance can change the characteristics of the circuit in
which they are used. Inductors should not be placed side by
side, not even with just a small part of their bodies beside
each other.
The analog input should be isolated from noisy signal traces
to avoid coupling of spurious signals into the input. Any
external component (e.g., a filter capacitor) connected be-
tween the converter’s input and ground should be connected
to a very clean point in the analog ground plane.
Figure 9 gives an example of a suitable layout. All analog
circuitry (input amplifiers, filters, reference components, etc.)
should be placed on or over the analog ground plane. All
digital circuitry and I/O lines should be placed over the digital
ground plane.
All ground connections should have a low inductance path to
ground.
A
www.national.com
17
相關PDF資料
PDF描述
ADC16071 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters
ADC16471 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters
ADC16071CIN 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters
ADC16471CIWM 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters
ADC16471CIN SBS-Compliant Gas Gauge for Use with bq29311 38-TSSOP -20 to 85
相關代理商/技術參數(shù)
參數(shù)描述
ADC16061CCVT/NOPB 功能描述:IC ADC 16BIT 2.5MSPS 52LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
ADC1610S065F1/DB,598 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADC1610S065F2/DB,598 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADC1610S065HN/C1,5 功能描述:模數(shù)轉換器 - ADC SNGLE 16b ADC 65MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1610S065HN/C1;5 功能描述:模數(shù)轉換器 - ADC SGL 16b ADC 65 MSPS CMOS OR LVDS DDR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32