ADAU1761
Rev. C | Page 4 of 92
SPECIFICATIONS
Supply voltage (AVDD) = 3.3 V, TA = 25°C, master clock = 12.288 MHz (48 kHz fS, 256 × fS mode), input sample rate = 48 kHz, measurement
bandwidth = 20 Hz to 20 kHz, word width = 24 bits, CLOAD (digital output) = 20 pF, ILOAD (digital output) = 2 mA, VIH = 2 V, VIL = 0.8 V,
unless otherwise noted. Performance of all channels is identical, exclusive of the interchannel gain mismatch and interchannel phase
deviation specifications.
ANALOG PERFORMANCE SPECIFICATIONS
Specifications guaranteed at 25°C (ambient).
Table 1.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
ANALOG-TO-DIGITAL CONVERTERS
ADC performance excludes mixers
and PGA
ADC Resolution
All ADCs
24
Bits
Digital Attenuation Step
0.375
dB
Digital Attenuation Range
95
dB
INPUT RESISTANCE
Single-Ended Line Input
12 dB gain
83
kΩ
0 dB gain
21
kΩ
6 dB gain
10.5
kΩ
PGA Inverting Inputs
12 dB gain
84.5
kΩ
0 dB gain
53
kΩ
35.25 dB gain
2
kΩ
PGA Noninverting Inputs
All gains
105
kΩ
SINGLE-ENDED LINE INPUT
Full-Scale Input Voltage (0 dB)
Scales linearly with AVDD
AVDD/3.3
V rms
AVDD = 1.8 V
0.55 (1.56)
V rms (V p-p)
AVDD = 3.3 V
1.0 (2.83)
V rms (V p-p)
Dynamic Range
20 Hz to 20 kHz, 60 dB input
With A-Weighted Filter (RMS)
AVDD = 1.8 V
94
dB
AVDD = 3.3 V
99
dB
No Filter (RMS)
AVDD = 1.8 V
91
dB
AVDD = 3.3 V
96
dB
Total Harmonic Distortion + Noise
1 dBFS
AVDD = 1.8 V
88
dB
AVDD = 3.3 V
90
dB
Signal-to-Noise Ratio
With A-Weighted Filter (RMS)
AVDD = 1.8 V
94
dB
AVDD = 3.3 V
99
dB
No Filter (RMS)
AVDD = 1.8 V
91
dB
AVDD = 3.3 V
96
dB
Gain per Step
3
dB
Total Gain Range
12
+6
dB
Mute Attenuation
87
dB
Interchannel Gain Mismatch
0.005
dB
Offset Error
0
mV
Gain Error
12
%
Interchannel Isolation
68
dB
Power Supply Rejection Ratio
CM capacitor = 20 μF
100 mV p-p @ 217 Hz
65
dB
100 mV p-p @ 1 kHz
67
dB