參數(shù)資料
型號(hào)： ADAU1446YSTZ-3A-RL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 52/92頁(yè)
文件大?。?/td> 0K
描述： IC SIGMADSP 175MHZ 100LQFP
標(biāo)準(zhǔn)包裝： 1,000
系列： SigmaDSP®
類型： 音頻處理器
應(yīng)用： 車載音頻
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（16x16）
包裝： 帶卷 (TR)
ADAU1445/ADAU1446
Rev. A | Page 56 of 92
ASYNCHRONOUS SAMPLE RATE CONVERTERS
The integrated sample rate converters of the ADAU1445/
ADAU1446 processors can be configured in various ways to
facilitate asynchronous connectivity to other components in the
audio system. The sample rate converters operate completely
independent of the serial ports and DSP core, connecting via
the flexible audio routing matrix.
ASRC MODES AND SETTINGS
Table 34. Addresses of ASRC Modes Registers
Address
Name
Read/Write
Word Length
Decimal
Hex
57601
E101
Stereo ASRC[3:0] lock
status and mute
16 bits (2 bytes)
57603
E103
Stereo ASRC[3:0] mute
ramp disable
16 bits (2 bytes)
57665
E141
Stereo ASRC[7:4] lock
status and mute
16 bits (2 bytes)
57667
E143
Stereo ASRC[7:4] mute
ramp disable
16 bits (2 bytes)
Stereo ASRC[3:0] Lock Status and Mute Register
(Address 0xE101)
Table 35. Bit Descriptions of Register 0xE101
Bit
Position
Description
Default
[15:12]
Reserved
[11]
Stereo ASRC 3 (Channel 6, Channel 7)
lock status (read only)
0
[10]
Stereo ASRC 2 (Channel 4, Channel 5)
lock status (read only)
0
[9]
Stereo ASRC 1 (Channel 2, Channel 3)
lock status (read only)
0
[8]
Stereo ASRC 0 (Channel 0, Channel 1)
lock status (read only)
0
[7:4]
Reserved
[3]
Stereo ASRC 3 (Channel 6, Channel 7) mute
0
[2]
Stereo ASRC 2 (Channel 4, Channel 5) mute
0
[1]
Stereo ASRC 1 (Channel 2, Channel 3) mute
0
[0]
Stereo ASRC 0 (Channel 0, Channel 1) mute
0
Every sample rate converter pair for Stereo ASRC[3:0]) can be
muted. This function is controlled by a single 12-bit register.
The mute bits (Bits[3:0]) are active high; therefore, a value of 1
mutes the corresponding ASRC, and a value of 0 unmutes the
corresponding ASRC.
If the ASRC cannot find the ratio between the input and output
clock, the lock status bits (Bits[11:8]) are each set to 0, and the
ASRC automatically mutes itself. An ASRC mute can also be
manually initiated by setting the corresponding bit (Bits[3:0]) to
1. The muting is done with a volume ramp and is click and pop
free. If desired, the mute ramp can be disabled for Stereo
In the case of the ADAU1446, setting these registers does not
affect system operation in any way.
Stereo ASRC[3:0] Mute Ramp Disable Register
(Address 0xE103)
Table 36. Bit Descriptions of Register 0xE103
Bit
Position
Description
Default
[15:1]
Reserved
[0]
Stereo ASRC[3:0] (Channels[7:0]) mute ramp
disable
0
0 = enable ramp
1 = disable ramp
This single-bit register controls the behavior of Stereo ASRC[3:0]
(Channels[7:0]) on a loss of lock. When Bit 0 is set to the default
(0), Stereo ASRC[3:0] (Channels[7:0]) mute with a volume
ramp. When Bit 0 is set to 1, Stereo ASRC[3:0] mute abruptly.
In addition, setting this bit to 1 ignores the ASRC mute bits
(Bits[3:0]) in Register 0xE101 (see the Stereo ASRC[3:0] Lock
Status and Mute section); therefore, a mute only occurs on a
loss of lock.
In the case of the ADAU1446, setting this register does not
affect system operation in any way.
Stereo ASRC[7:4] Lock Status and Mute Register
(Address 0xE141)
Table 37. Bit Descriptions of Register 0xE141
Bit
Position
Description
Default
[15:12]
Reserved
[11]
Stereo ASRC 7 (Channel 14, Channel 15)
lock status (read only)
0
[10]
Stereo ASRC 6 (Channel 12, Channel 13)
lock status (read only)
0
[9]
Stereo ASRC 5 (Channel 10, Channel 11)
lock status (read only)
0
[8]
Stereo ASRC 4 (Channel 8, Channel 9)
lock status (read only)
0
[7:4]
Reserved
[3]
Stereo ASRC 7 (Channel 14, Channel 15) mute
0
[2]
Stereo ASRC 6 (Channel 12, Channel 13) mute
0
[1]
Stereo ASRC 5 (Channel 10, Channel 11) mute
0
[0]
Stereo ASRC 4 (Channel 8, Channel 9) mute
0
Every sample rate converter pair for Stereo ASRC[7:4] can be
muted. This function is controlled by a single 12-bit register.
The mute bits (Bits[3:0]) are active high; therefore, a value of 1
mutes the corresponding ASRC, and a value of 0 unmutes the
corresponding ASRC.
If the ASRC cannot find the ratio between the input and output
clock, the lock status bits (Bits[11:8]) are each set to 0, and the
ASRC automatically mutes itself. An ASRC mute can also be
manually initiated by setting the corresponding bit (Bits[3:0]) to 1.
相關(guān)PDF資料
PDF描述
SP3243EUCA-L/TR IC TXRX RS232 INTELLIGENT 28SSOP
SP3232EUEA-L IC TXRX RS232 ESD 16SSOP
AD7856ARSZ-REEL7 IC ADC 14BIT 8CHAN 5V 24SSOP
VI-21J-IU-F3 CONVERTER MOD DC/DC 36V 200W
CS8416-CNZ IC RCVR DGTL 192KHZ 28QFN COMM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1450WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時(shí)鐘速率:147.456MHz 非易失性存儲(chǔ)器:- 片載 RAM:64KB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1
ADAU1450WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時(shí)鐘速率:147.456MHz 非易失性存儲(chǔ)器:- 片載 RAM:64KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1
ADAU1451WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時(shí)鐘速率:294.912MHz 非易失性存儲(chǔ)器:- 片載 RAM:96kB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1
ADAU1451WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時(shí)鐘速率:294.912MHz 非易失性存儲(chǔ)器:- 片載 RAM:96kB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1
ADAU1452WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時(shí)鐘速率:294.912MHz 非易失性存儲(chǔ)器:- 片載 RAM:192kB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*