- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10218 > ADAU1446YSTZ-3A-RL (Analog Devices Inc)IC SIGMADSP 175MHZ 100LQFP PDF資料下載
參數(shù)資料
| 型號： | ADAU1446YSTZ-3A-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/92頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SIGMADSP 175MHZ 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | SigmaDSP® |
| 類型： | 音頻處理器 |
| 應(yīng)用： | 車載音頻 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（16x16） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADAU1445/ADAU1446
Rev. A | Page 45 of 92
Routing Matrix Functionality
Serial Input Ports
The far left side of Figure 36 represents the audio input pins to
the ADAU1445/ADAU1446, namely SDATA_IN0 to SDATA_IN8
and SPDIFI. The serial audio data signals can be represented in
any standard mode, including time division multiplexing (TDM)
modes, as detailed in the Serial Data Input/Output section. After
passing through the serial input ports, the signals undergo an
automatic input channel assignment procedure.
Automatic Input Channel Assignment
The serial input ports can handle up to nine input signals. A
standard data format is I2S (inter-IC sound), which contains
both the left and right channels of a stereo pair. However, some
of the signals input to the serial input ports may contain data, in
TDM format, for more than two channels. The input to the
FARM allows for 24 channels, or 12 stereo pairs. Therefore, a
method is required to decompose nine signals (containing two
or more channels) into 12 stereo audio channel pairs. This is
accomplished by the automatic input channel assignment block.
In sequential order, each input signal is appropriated a number
of input channels corresponding to its channel content.
SERIAL
INPUT
PORTS
(×9)
SDATA_IN0 (I2S)
SDATA_IN1 (TDM8)
SDATA_IN2 (TDM4)
SDATA_IN3 (I2S)
SDATA_IN0 (I2S)
SDATA_IN1 (TDM8)
SDATA_IN2 (TDM4)
SDATA_IN3 (I2S)
SERIAL
INPUT
MODES
0, 1
2, 3
4, 5
6, 7
8, 9
10, 11
12, 13
14, 15
16, 17
18, 19
20, 21
22, 23
INPUT
CHANNELS
(24 CH)
07
69
6-
0
38
Figure 37. Automatic Input Channel Assignment Example
In the example shown in Figure 37, there are four input signals
to the serial input ports: SDATA_IN0 (I2S), SDATA_IN1 (TDM8),
SDATA_IN2 (TDM4), and SDATA_IN3 (I2S). SDATA_IN0,
containing two channels (I2S), is routed to Input Channel 0 and
Input Channel 1. SDATA_IN1, containing eight channels (TDM8),
is routed sequentially to the 2, 3, 4, 5, 6, 7, 8, and 9 input channels.
SDATA_IN2, containing two stereo pairs (TDM4), is routed
sequentially to the 10, 11, 12, and 13 input channels. Finally,
SDATA_IN3, containing two channels (I2S), is routed to Input
Channel 14 and Input Channel 15.
In this way, the input channels are filled automatically according to
the inputs and modes seen on the serial input ports.
When a pin is skipped, it is assigned to input channels regardless,
so care must be taken to select the proper input channels within
the DSP. Automatic channel assignment is entirely based on the
mode settings for a particular serial port; therefore, a port set to
a 2-channel mode is assigned to two sequential input channels,
and a port set to a 4-channel mode is assigned to four sequential
input channels, and so on. Figure 38 shows an example in which
several pins are disconnected in hardware and the corresponding
empty input channels are automatically assigned.
0, 1
2, 3
4, 5
6, 7
8, 9
10, 11
12, 13
14, 15
16, 17
18, 19
20, 21
22, 23
INPUT
CHANNELS
(24 CH)
SERIAL
INPUT
PORTS
(×9)
(NO DATA) (I2S)
SDATA_IN1 (TDM8)
(NO DATA) (I2S)
SDATA_IN3 (I2S)
(NO DATA)
NOTES
1. THE BLACK DASHED LINES REPRESENT DISCONNECTED PINS;
INPUT CHANNELS ARE ASSIGNED AUTOMATICALLY.
SDATA_IN1 (TDM8)
(NO DATA)
SDATA_IN3 (I2S)
SERIAL
INPUT
MODES
07
69
6-
0
39
Figure 38. Automatic Input Channel Assignment Example with Skipped Pins
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP3243EUCA-L/TR | IC TXRX RS232 INTELLIGENT 28SSOP |
| SP3232EUEA-L | IC TXRX RS232 ESD 16SSOP |
| AD7856ARSZ-REEL7 | IC ADC 14BIT 8CHAN 5V 24SSOP |
| VI-21J-IU-F3 | CONVERTER MOD DC/DC 36V 200W |
| CS8416-CNZ | IC RCVR DGTL 192KHZ 28QFN COMM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1450WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1 |
| ADAU1450WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1 |
| ADAU1451WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1 |
| ADAU1451WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1 |
| ADAU1452WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:192kB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:72-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。