參數(shù)資料
型號(hào)： AD9895KBCZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 9/58頁(yè)
文件大?。?/td> 0K
描述： IC CCD SIGNAL PROC/GEN 64-CSPBGA
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： CCD 信號(hào)處理器，12 位
輸入類(lèi)型： 邏輯
輸出類(lèi)型： 邏輯
接口： 3 線(xiàn)串口
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-VFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 64-CSPBGA（9x9）
包裝： 托盤(pán)
REV. A
AD9891/AD9895
–17–
VERTICAL TIMING GENERATION
The AD9891/AD9895 provide a very flexible solution for gener-
ating vertical CCD timing and can support multiple CCDs and
different system architectures. The 4-phase vertical transfer
clocks V1–V4 are used to shift each line of pixels into the hori-
zontal output register of the CCD. The AD9891/AD9895 allow
these outputs to be individually programmed into different pulse
patterns. Vertical sequence control registers then organize the
individual vertical pulses into the desired CCD vertical timing
arrangement.
Figure 17 shows an overview of how the vertical timing is gener-
ated in three basic steps. First, the individual pulse patterns or
sequences are created by using the Vertical Transfer Pulse (VTP)
Registers. These sequences are a essentially a “pool” of pulse
patterns that may be assigned to any of the V1-V4 outputs. Sec-
ond, individual regions are built by assigning a sequence to each
of the V1–V4 outputs. Up to five unique regions may be speci-
fied. Finally, the readout of the entire field is constructed by
combining one or more of the individual regions sequentially.
With up to eight region areas available, different steps of the
readout such as high speed line shifts and vertical image transfer
can be supported.
USE REGION 2 FOR LINES 1 TO 20
USE REGION 1 FOR LINE 21
USE REGION 0 FOR LINES 22 TO 2000
USE REGION 2 FOR LINES 2001 TO 2020
*SEQUENCES MAY BE SHIFTED AND/OR INVERTED
SEQUENCE 2
SEQUENCE 3
SEQUENCE 0
SEQUENCE 1
SEQUENCE 9
SEQUENCE 10
SEQUENCE 5
SEQUENCE 7
SEQUENCE 6
SEQUENCE 8
SEQUENCE 4
SEQUENCE 11
CREATE THE INDIVIDUAL VERTICAL
SEQUENCES (MAXIMUM OF 12 SEQUENCES).
BUILD THE INDIVIDUAL VERTICAL REGIONS BY ASSIGNING
EACH SEQUENCE TO V1–V4 OUTPUTS (MAXIMUM OF 5 REGIONS).
REGION 0
V1 (SEQ 0)
V2 (SEQ 0*)
V3 (SEQ 1)
V4 (SEQ 1*)
REGION 1
V1 (SEQ 2)
V2 (SEQ 3)
V3 (SEQ 4)
V4 (SEQ 5)
REGION 4
V1 (SEQ 6)
V2 (SEQ 6*)
V3 (SEQ 7)
V4 (SEQ 7*)
BUILD THE ENTIRE FIELD READOUT BY COMBINING
MULTIPLE REGIONS (MAXIMUM OF 8 COMBINATIONS).
Figure 17. Summary of Vertical Timing Generation
相關(guān)PDF資料
PDF描述
AD9849AKSTZ IC CCD SIGNAL PROC 12BIT 48LQFP
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
AD9943KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9895KBCZRL 功能描述:IC CCD SIGNAL PROC/GEN 64-CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9898 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9898KCP-20 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述:
AD9898KCPRL-20 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9899ARS-2 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*