參數(shù)資料
型號： AD9895KBCZ
廠商： Analog Devices Inc
文件頁數(shù)： 38/58頁
文件大小： 0K
描述： IC CCD SIGNAL PROC/GEN 64-CSPBGA
標(biāo)準(zhǔn)包裝： 1
類型： CCD 信號處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
安裝類型： 表面貼裝
封裝/外殼： 64-VFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 64-CSPBGA（9x9）
包裝： 托盤
REV. A
AD9891/AD9895
–43–
Table XIX. AFE Register Map
Bit
Default
Address
Content
Width
Value
Register Name
Register Description
00
[5:0]
6
10
OPRMODE[5:0]
AFE Operation Mode (See Table XXXI.)
01
[1:0]
2
00
OPRMODE[7:6]
02
[5:0]
6
05
CCDGAIN[5:0]
VGA Gain (Defaults to 2 dB)
03
[3:0]
4
01
CCDGAIN[9:6]
04
[5:0]
6
00
REFBLACK[5:0]
Black Clamp Level
05
[1:0]
2
02
REFBLACK[7:6]
06
[5:0]
600
CTLMODE
Control Mode (See Table XXXI.)
07
[5:0]
6
00
PXGA GAIN0
PxGA Color 0 Gain
08
[5:0]
6
00
PXGA GAIN1
PxGA Color 1 Gain
09
[5:0]
6
00
PXGA GAIN2
PxGA Color 2 Gain
0A
[5:0]
6
00
PXGA GAIN3
PxGA Color 3 Gain
Table XX. MISCELLANEOUS/EXTRA Register Map
Bit
Default
Address
Content
Width
Value
Register Name
Register Description
010
[5:0]
6
00
INTIAL2
See Power-Up Sequence. Should be set to “4.”
017
[0]
1
00
SW_RESET
Software Reset (1 = Reset All Registers to Default)
018
[0]
1
00
OUT_CONT
Output Control (0 = Make All Outputs DC Inactive)
019
[5:0]
6
00
UPDATE[5:0]
Serial Data Update Control. Sets the line (HD)
within the field for the serial data update to occur.
01A
[5:0]
6
00
UPDATE[11:6]
01B
[0]
1
00
PREVENTUPDATE
Prevents the Update of the VD Updated Registers
01C
[0]
1
00
READBACK
Serial Interface Readback Enable
01D
[5:0]
6
00
DOUTPHASE
DOUT Phase Control
01E
[0]
1
00
DCLKMODE
DCLK Mode (0 = DCLK Tracks DOUT Phase,
1 = DCLK Is CLO, i.e., CLI Inverse)
01F
[0]
1
00
CLIDIVIDE
Divide CLI Input Clock by 2
020
[0]
1
00
DISABLERESTORE
Disable CCDIN DC Restore Circuit during PBLK
(1 = Disable)
021
[0]
1
01
FIELDVAL
Reset Internal Field Pulse Value (0 = Next Field
Odd, 1 = Next Field Even)
022
[0]
1
00
H1HBLKRETIME
Re-time H1/H2 HBLK to Internal H1 Clock
023
[0]
1
00
H3HBLKRETIME
Re-time H3/H4 HBLK to Internal H3 Clock
024
[0]
1
00
SYNCENABLE
External Synchronization Enable (1 = Enable)
025
[0]
1
00
SYNCPOL
SYNC Active Polarity (0 = Active LOW)
026
[0]
1
00
SYNCSUSPEND
Suspend Clocks during SYNC Active (1 = Suspend)
027
[0]
1
00
OUTPUTLD
Assign LD/FD Output (0 = FD, 1 = LD)
028
[0]
1
00
OUTPUTPBLK
Assign CLPOB/PBLK Output (0 = CLPOB,
1 = PBLK)
029
[0]
1
00
TGCORE_RSTB
TG Core Reset_bar (0 = Hold TG Core in Reset,
1 = Resume Operation)
02A
[0]
1
00
FTRANCCD
Frame Transfer CCD Mode (1 = VSG1–VSG4
Become V5–V8 Out)
02B
[5:0]
6
00
INTIAL1
See Power-Up Sequence. Should be set to “53.”
031
[0]
1
01
SINGLE_CLAMP
CLPDM = CLPOB when Set to 1 (Only CLPOB
Registers Used).
032
[1:0]
2
02
DOUT_DELAY
Delay from DCLK to DOUT (0 = No Delay,
1= 4 ns, 2 = 8 ns, 3 = 12 ns)
033
[0]
1
01
OSC_PWRDOWN
CLO Oscillator Power-Down (0 = Oscillator Is
Powered Down)
相關(guān)PDF資料
PDF描述
AD9849AKSTZ IC CCD SIGNAL PROC 12BIT 48LQFP
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
AD9943KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9895KBCZRL 功能描述:IC CCD SIGNAL PROC/GEN 64-CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9898 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9898KCP-20 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述:
AD9898KCPRL-20 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9899ARS-2 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*