- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD9753 (Analog Devices, Inc.) 12-Bit,300 MSPS High Speed T×DAC+TM D/A Converter(300MSPS,超高速,單通道12位D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD9753 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit,300 MSPS High Speed T×DAC+TM D/A Converter(300MSPS,超高速,單通道12位D/A轉(zhuǎn)換器) |
| 中文描述： | 12位，300 MSPS的高速厚×援商標D / A轉(zhuǎn)換（300MSPS，超高速，單通道12位的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 152K |
| 代理商： | AD9753 |
1 REV. PrA
PRELMNARY
DATA
T he AD9753 has been optimized for ultra high speed
applications up to 300MSPS where data rates exceed
those possible on a single data interface port DAC.
T he digital interface consists of two buffered latches
as well as control logic. T hese latches are time
multiplexed to the high speed DAC.
T he internal PLL
drives the DAC latch at twice the speed of the exter-
nally applied clock and is thus able to interleave the
data from the two input channels to the DAC. T he
resulting output data rate is then twice that of the two
input channels. For applications that are sensitive to
clock jitter, the internal 2
×
PLL clock multiplier can
be disabled by connecting the PLL power supply pin
(PLLVDD) to ground. In PLL disable mode, a 2
×
clock must be supplied and is divided by two internally.
TECHNCAL
FEATURES
12-Bit Dual Muxed Port DAC
300 MSPS Output Update Rate
Excellent SFDR and IMD: 75 dB
Internal 2x Clock Doubler/PLL
Differential or Single Ended Clock Input
On-chip 1.2 V Reference
Single +3 V Supply Operation
Power Dissipation: <300 mW @ 3V
Power Down Mode: 25 mW AVDD @ 3 V
48-Lead LQFP
APPLICATIONS
Communications:
LMDS, LMCS, MMDS
Basestations
Digital Synthesis
Quadrature Modulation
PRODUCT DESCRIPTION
T he AD9753 is a dual muxed port, ultra high-speed,
single channel,12-bit CMOS DAC. It integrates a
high-quality 12-bit T xDAC+
T M
core, a voltage refer-
ence, and digital interface circuitry into a small 48-lead
LQFP package. T he AD9753 offers exceptional AC
and DC performance while supporting update rates up
to 300MSPS.
T he CLK inputs (CLK +/CLK -) can be driven either
differentially or single ended, with a signal swing as
low as 1V pk-pk.
T he DAC utilizes a segmented current source architec-
T xDAC+ is a trademark of Analog Devices, Inc.
*Patent pending
a
Prelimnary Technical Data
7-1-99
12-Bit, 300 MSPS
D/A Converter
AD9753*
Hgh Speed TxDAC+
Information furnished by Analog Devices is believed to be accurate
and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights
of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of
Analog Devices.
ture combined with a proprietary switching technique to
Differential current outputs support single-ended or
differential applications. T he differential outputs each
provide a nominal full-scale current from 2 to 20mA.
T he AD9753 is manufactured on an advanced low cost
0.35
μ
m CMOS process. It operates from a single supply
PRODUCT HIGHLIGHTS
1. T he AD9753 is a member of a pin-compatible family
of high speed T xDAC+s providing 10, 12, and 14 bit
resolution.
2. Ultra high speed 300MSPS conversion rate.
3. Dual 12-Bit Latched Multiplexed Input Ports: T he
AD9753 features a flexible dual-port interface allowing
high speed data interfacing.
4. Internal PLL Clock Doubler, differential and single
ended clock inputs.
5. Low Power: Complete CMOS DAC function
operates on <300 mW from a 2.7 V to 3.6 V single
supply. T he DAC full-scale current can be reduced for
lower power operation.
6. On-chip Voltage Reference: T he AD9753 includes a
1.20 V temperature-compensated bandgap voltage
reference.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 Analog Devices, Inc., 1998
DAC
REFERENCE
AD9753
DVDD
DCOM
AVDD ACOM
IOUT A
IOUT B
REFIO
FSADJ
LPF
RESET
LOCK
PORT 1
PORT 2
CLK +
CLK -
CLK VDD
PLLVDD
CLK COM
PLL CLOCK
MULT IPLIER
L
L
D
M
DIV0 DIV1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9754 | 14-Bit D/A Converter(100MSPS,14位D/A轉(zhuǎn)換器) |
| AD976 | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters(100kSPS 16位A/D轉(zhuǎn)換器) |
| AD9772AST | 14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter |
| AD9772EB | 14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter |
| AD9772A | 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9753AST | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:12-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述:IC 12-BIT DAC |
| AD9753ASTRL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Tape and Reel |
| AD9753ASTZ | 功能描述:IC DAC 12BIT 300MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD9753ASTZRL | 功能描述:IC DAC 12BIT 300MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9753-EB | 功能描述:BOARD EVAL FOR AD9753 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。