參數(shù)資料
型號(hào)： AD9717-DPG2-EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 41/80頁(yè)
文件大小： 0K
描述： ADC 14BIT DUAL 40LFCSP
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC®
DAC 的數(shù)量： 2
位數(shù)： 14
采樣率（每秒）： 125M
數(shù)據(jù)接口： 串行
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9717
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 46 of 80
COARSE GAIN ADJUSTMENT
Option 1
A coarse full-scale output current adjustment can be achieved
using the lower six bits in Register 0x0D. This adds or subtracts
up to 20% from the band gap voltage on Pin 34 (REFIO), and
the voltage on the FSADJx resistors tracks this change. As a
result, the DAC full-scale current varies by the same amount.
A secondary effect to changing the REFIO voltage is that the
full-scale voltage in the AUXDAC also changes by the same
magnitude. The register uses twos complement format, in
which 011111 maximizes the voltage on the REFIO node
and 100000 minimizes the voltage.
1.30
1.25
1.20
1.15
1.10
1.05
1.00
0.95
0.90
0.85
0.80
0
8
16
24
32
40
48
56
CODE
V
RE
F
07
26
5-
05
4
Figure 98. Typical VREF Voltage vs. Code
Option 2
While using the internal FSADJx resistors, each main DAC can
achieve independently controlled coarse gain using the lower
six bits of Register 0x04 (IRSET[5:0]) and Register 0x07
(QRSET[5:0]). Unlike Coarse Gain Option 1, this impacts only
the main DAC full-scale output current. The register uses twos
complement format and allows the output current to be changed
in approximately 0.25 dB steps.
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
1020
3040
50
60
xRSET CODE
OU
T
P
U
T
OF
I/V
C
ON
V
E
R
TE
R
(
V
)
0
726
5-
0
55
VOUT_Q OR VOUT_I
Figure 99. Effect of xRSET Code
Option 3
Even when the device is in pin mode, full-scale values can be
adjusted by sourcing or sinking current from the FSADJx pins.
Any noise injected here appears as amplitude modulation of the
output. Thus, a portion of the required series resistance (at least
20 kΩ) must be installed right at the pin. A range of ±10% is
quite practical using this method.
Option 4
As in Option 3, when the device is in pin mode, both full-scale
values can be adjusted by sourcing or sinking current from the
REFIO pin. Noise injected here appears as amplitude modulation
of the output; therefore, a portion of the required series resis-
tance (at least 10 kΩ) must be installed at the pin. A range of
±25% is quite practical when using this method.
Fine Gain
Each main DAC has independent fine gain control using the
lower six bits in Register 0x03 (I DAC gain) and Register 0x06
(Q DAC gain). Unlike Coarse Gain Option 1, this impacts only
the main DAC full-scale output current. These registers use straight
binary format. One application in which straight binary format
is critical is for side-band suppression while using a quadrature
modulator. This is described in more detail in the Applications
2.22
2.20
2.18
2.16
2.14
2.12
2.10
0
8
16
24
32
40
48
56
64
GAIN DAC CODE
I O
U
TFS
(m
A
)
07
26
5-
0
5
6
3.3V DAC1
3.3V DAC2
1.8V DAC1
1.8V DAC2
Figure 100. Typical DAC Gain Characteristics
相關(guān)PDF資料
PDF描述
GCM11DSEI-S243 CONN EDGECARD 22POS .156 EYELET
ADR444ARZ-REEL7 IC VREF SERIES PREC 4.096V 8SOIC
AD9716-DPG2-EBZ ADC 12BIT DUAL 40LFCSP
VE-B6L-EY CONVERTER MOD DC/DC 28V 50W
ADR443ARZ-REEL7 IC VREF SERIES PREC 3V 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9717-EBZ 制造商:Analog Devices 功能描述:DUAL 14B, LOW POWER D-A CONVERTER - Boxed Product (Development Kits)
AD9720BN 制造商:Rochester Electronics LLC 功能描述:10BIT 400MSPS DAC IC IC - Bulk
AD9720BR 制造商:Analog Devices 功能描述:PARALLEL, WORD INPUT LOADING, 0.0045 us SETTLING TIME, 10-BIT DAC, PDSO28
AD9720TE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter
ad9720te/883b 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*