參數(shù)資料
型號: AD9649BCPZRL7-80
廠商: Analog Devices Inc
文件頁數(shù): 21/32頁
文件大?。?/td> 0K
描述: IC ADC 14BIT 80MSPS 32LFCSP
標準包裝: 1,500
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 100mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設(shè)備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個單端,單極;1 個差分,單極
AD9649
Rev. 0 | Page 28 of
32
Addr.
(Hex)
Register Name
(MSB)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
(LSB)
Bit 0
Def.
Value
(Hex)
Default
Notes/
Comments
0x14
Output mode
00 = 3.3 V CMOS
10 = 1.8 V CMOS
Open
Output
disable
Open
Output
invert
00 = offset binary
01 = twos
complement
10 = gray code
11 = offset binary
0x00
Configures the
outputs and the
format of the
data.
0x15
Output adjust
3.3 V DCO
drive strength
00 = 1 stripe
(default)
01 = 2 stripes
10 = 3 stripes
11 = 4 stripes
1.8 V DCO
drive strength
00 = 1 stripe
01 = 2 stripes
10 = 3 stripes
(default)
11 = 4 stripes
3.3 V data
drive strength
00 = 1 stripe
(default)
01 = 2 stripes
10 = 3 stripes
11 = 4 stripes
1.8 V data
drive strength
00 = 1 stripe
01 = 2 stripes
10 = 3 stripes
(default)
11 = 4 stripes
0x22
Determines
CMOS output
drive strength
properties.
0x16
Output phase
DCO
output
polarity
0 =
normal
1 = inv
Open
Input clock phase adjust,
Bits[2:0]
(Value is number of input clock
cycles of phase delay)
000 = no delay
001 = 1 input clock cycle
010 = 2 input clock cycles
011 = 3 input clock cycles
100 = 4 input clock cycles
101 = 5 input clock cycles
110 = 6 input clock cycles
111 = 7 input clock cycles
0x00
On devices that
use global clock
divide, deter-
mines which
phase of the
divider output is
used to supply
the output clock;
internal latching
is unaffected.
0x17
Output delay
Enable
DCO
delay
Open
Enable
data
delay
Open
DCO/data delay, Bits[2:0]
000 = 0.56 ns
001 = 1.12 ns
010 = 1.68 ns
011 = 2.24 ns
100 = 2.80 ns
101 = 3.36 ns
110 = 3.92 ns
111 = 4.48 ns
0x00
Sets the fine
output delay of
the output clock
but does not
change internal
timing.
0x19
USER_PATT1_LSB
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
Pattern 1 LSB.
0x1A
USER_PATT1_MSB
B15
B14
B13
B12
B11
B10
B9
B8
0x00
User-defined
Pattern 1 MSB.
0x1B
USER_PATT2_LSB
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
Pattern 2 LSB.
0x1C
USER_PATT2_MSB
B15
B14
B13
B12
B11
B10
B9
B8
0x00
User-defined
Pattern 2 MSB.
0x24
BIST signature LSB
BIST signature, Bits[7:0]
0x00
Least significant
byte of BIST sig-
nature, read only.
0x2A
OR/MODE select
Open
0 =
MODE
1 = OR
(default)
0x01
Selects I/O
functionality in
conjunction with
Address 0x08 for
MODE (input) or
OR (output) on
External Pin 23.
Digital feature control register
0x101
USR2
1
Open
Enable
GCLK
detect
Run
GCLK
Open
Disable
SDIO
pull-
down
0x88
Enables internal
oscillator for
clock rates of
<5 MHz.
相關(guān)PDF資料
PDF描述
AD9653BCPZRL7-125 IC ADC 16BIT 125MSPS SRL 48LFCSP
AD9707BCPZRL7 IC DAC TX 14BIT 175MSPS 32-LFCSP
AD9709ASTZRL IC DAC 8BIT DUAL 125MSPS 48LQFP
AD9715BCPZ IC DAC DUAL 10BIT LO PWR 40LFCSP
AD9726BSVZRL IC DAC 16IT LVDS 400MSPS 80-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9649W 功能描述:IC ADC 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
AD9649XCPZ-80 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時間 位數(shù):14 采樣率(每秒):80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.6 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-VFQFN 裸露焊盤,CSP 供應商器件封裝:32-LFCSP-WQ(5x5) 標準包裝:1
AD9650 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650-105EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16Bit Hi SNR 105 Msps Dual ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9650-25EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16Bit Hi SNR 25 Msps Dual ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V