參數(shù)資料
型號(hào): AD9639BCPZRL-170
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 18/36頁(yè)
文件大小: 0K
描述: IC ADC 12B 170MSPS QUAD 72LFCSP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 210M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
功率耗散(最大): 1.39W
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 72-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 72-LFCSP
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類(lèi)型: 8 個(gè)單端,單極;4 個(gè)差分,單極
其它名稱(chēng): AD9639BCPZRL-170DKR
Data Sheet
AD9639
Rev. B | Page 25 of 36
Digital Outputs and Timing
The AD9639 has differential digital outputs that power up
by default. The driver current is derived on chip and sets the
output current at each output equal to a nominal 4 mA. Each
output presents a 100 Ω dynamic internal termination to reduce
unwanted reflections.
A 100 Ω differential termination resistor should be placed at
each receiver input to result in a nominal 400 mV peak-to-peak
swing at the receiver. Alternatively, single-ended 50 Ω termina-
tion can be used. When single-ended termination is used, the
termination voltage should be DRVDD/2; otherwise, ac coupling
capacitors can be used to terminate to any single-ended voltage.
The AD9639 digital outputs can interface with custom ASICs
and FPGA receivers, providing superior switching performance
in noisy environments. Single point-to-point network topologies
are recommended with a single differential 100 Ω termination
resistor placed as close to the receiver logic as possible. The
common mode of the digital output automatically biases itself
to half the supply of DRVDD if dc-coupled connecting is used.
For receiver logic that is not within the bounds of the DRVDD
supply, an ac-coupled connection should be used. Simply place
a 0.1 μF capacitor on each output pin and derive a 100 Ω
differential termination close to the receiver side.
If there is no far-end receiver termination or if there is poor
differential trace routing, timing errors may result. To avoid
such timing errors, it is recommended that the trace length be
less than 6 inches and that the differential output traces be close
together and at equal lengths.
100
DIFFERENTIAL
TRACE PAIR
DOUT + x
DRVDD
DOUT – x
VCM = DRVDD/2
OUTPUT SWING = 400mV p-p
RECEIVER
07
97
3-
09
2
Figure 57. DC-Coupled Digital Output Termination Example
100
OR
100
DIFFERENTIAL
TRACE PAIR
DOUT + x
DRVDD
VRXCM
DOUT – x
VCM = Rx VCM
OUTPUT SWING = 400mV p-p
0.1F
RECEIVER
07
97
3-
09
3
Figure 58. AC-Coupled Digital Output Termination Example
相關(guān)PDF資料
PDF描述
SP332ET-L/TR IC TXRX RS232/485 SRL 28WSOIC
IDT7284L15PAI IC FIFO 2048X18 15NS 56TSSOP
IDT7284L12PA IC FIFO 2048X18 12NS 56TSSOP
ADM5170ANZ IC TXRX RS232/423 OCTAL 28-DIP
VI-26R-MX-F1 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9639BCPZRL-210 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 210 MSPS Seria 1.8V ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類(lèi)型: 信噪比: 接口類(lèi)型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9640 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640/PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640-105EBZ 功能描述:ADC 14BIT 105MSPS DUAL 64-LFCSP RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD9640-125EBZ 功能描述:ADC 14BIT 125MSPS DUAL 64-LFCSP RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件