SCLK DON'T CARE SDIO A12 W0 W1 R/W A11 A10 A9 A8 A7 A6 A5 " />
參數(shù)資料
型號(hào): AD9558BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 52/104頁
文件大小: 0K
描述: IC CLK XLATR PLL 1250MHZ 64LFCSP
產(chǎn)品變化通告: AD9558 Minor Metal Mask Change 17/Apr/2012
標(biāo)準(zhǔn)包裝: 750
類型: 時(shí)鐘/頻率轉(zhuǎn)換器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,HSTL,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 4:6
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.25GHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
Data Sheet
AD9558
Rev. B | Page 51 of 104
CS
SCLK DON'T CARE
SDIO
A12
W0
W1
R/W
A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
D7 D6
D5
D4
D3
D2 D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
DON'T CARE
16-BIT INSTRUCTION HEADER
REGISTER (N) DATA
REGISTER (N – 1) DATA
09758-
029
Figure 46. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes of Data
CS
SCLK
SDIO
SDO
REGISTER (N) DATA
16-BIT INSTRUCTION HEADER
REGISTER (N – 1) DATA
REGISTER (N – 2) DATA
REGISTER (N – 3) DATA
A12
W0
W1
R/W
A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
DON'T CARE
DON'T
CARE
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
09758-
030
Figure 47. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes of Data
tS
DON'T CARE
W1
W0
A12
A11
A10
A9
A8
A7
A6
A5
D4
D3
D2
D1
D0
DON'T CARE
R/W
tDS
tDH
tHIGH
tLOW
tCLK
tC
CS
SCLK
SDIO
09758-
031
Figure 48. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements
DATA BIT N – 1
DATA BIT N
CS
SCLK
SDIO
SDO
tDV
09758-
032
Figure 49. Timing Diagram for Serial Control Port Register Read
CS
SCLK DON'T CARE
DON'T CARE
16-BIT INSTRUCTION HEADER
REGISTER (N) DATA
REGISTER (N + 1) DATA
SDIO
DON'T CARE
A0 A1
A2
A3
A4
A5
A6
A7
A8
A9 A10 A11 A12
D1
D0
R/W
W1
W0
D2
D3
D4
D5 D6
D7
D0
D1
D2
D3
D4
D5
D6
D7
09758-
033
Figure 50. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data
相關(guān)PDF資料
PDF描述
AD9571ACPZPEC-R7 IC PLL CLOCK GEN 25MHZ 40LFCSP
AD9572ACPZLVD-R7 IC PLL CLOCK GEN 25MHZ 40LFCSP
AD9573ARUZ-RL7 IC PCI CLCOK GEN 25MHZ 16TSSOP
AD9575ARUZPEC IC PLL CLOCK GEN 25MHZ 16TSSOP
AD9577BCPZ-R7 IC CLOCK GENERATOR 40LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9559 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9559BCPZ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559BCPZ-REEL7 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator