參數(shù)資料
型號(hào)： AD9548/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 36/112頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9548
產(chǎn)品變化通告： AD9548 Mask Change 20/Oct/2010
設(shè)計(jì)資源： AD9548 Schematic
AD9548 BOM
AD9548 Eval Brd Layers
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9548
主要屬性： 62.5 ~ 450 MHz 輸出頻率
次要屬性： SPI 和 I2C 兼容控制端口
已供物品： 板
Data Sheet
AD9548
Rev. E | Page 3 of 112
REVISION HISTORY
12/13—Rev. D to Rev. E
Changes to Calculating Digital Filter Coefficients Section .....109
Changes to Calculation of the Register Values Section........110
6/13—Rev. C to Rev. D
Change to Table 16..........................................................................10
Changes to IRQ Pin Section ..........................................................46
Changes to Programming the EEPROM to Include a Clock
Part ID Section ................................................................................50
Changes to Bit 0, Table 121 ............................................................94
Changes to Status Readback (Register 0x0D00 to Register
0x0D19) Section ..............................................................................98
2/13—Rev. B to Rev. C
Change to Pin 53, Description Column, Table 21 ......................17
Added Figure 33, Renumbered Sequentially ...............................23
Changes to Automatic Priority-Based Reference Switchover
Section; Added Table 23, Renumbered Sequentially ......................30
Changes to Low Loop Bandwidth Applications Using a
TCXO/OCXO Section ....................................................................37
Changes to EEPROM Upload Section and EEPROM
Download Section ...........................................................................48
Added Programming the EEPROM to Include a Clock
Part ID Section ................................................................................50
Changes to Read Section ................................................................52
Added Figure 56 ..............................................................................54
Changes to tC Parameter, Description Column, Table 33 ..........55
Added Table Summary Statement, Table 36 ................................60
Changes to Table 36 ........................................................................60
Added User Scratch Pad (Eight Bytes), Address 0x0C00 to
Address 0x0C07, Table 36 ..............................................................67
Changes to Table 39 ........................................................................70
Added Clock Part Serial ID (Register 0x0C00 to
Register 0x0C07) Section and Table 131......................................98
Changes to Table 142 ....................................................................102
Added Table 153............................................................................105
Added Table 154............................................................................106
7/11—Rev. A to Rev. B
Changed AD9584 to AD9548........................................................32
Changed 437,749,988,378,041 to 43,774,988,378,041................34
Change to Calculating Digital Filter Coefficients Section.......107
10/10—Rev. 0 to Rev. A
Changes to Timing Parameter, Table 17 ......................................11
Added Low Loop Bandwidth Applications Using a TCXO/OCXO
Section and Choosing a System Clock Oscillator Frequency
Section ..............................................................................................37
Moved System Clock Period Section............................................39
Changes to Addr 0002, Table 35....................................................60
Changes to Addr 0600, Table 35....................................................62
Changes to Addr 0632, Table 35....................................................63
Changes to Addr 0680, Table 35....................................................64
Changes to Addr 06B2, Table 35 ...................................................65
Changes to Address 0002 Description, Table 38.........................70
Changes to Bit 7 and Bit 6, Table 78 .............................................83
Changes to Address 0629 and Address 062A, Table 87 and Bit 7
and Bit 6, Table 88 ...........................................................................85
Changes to Address 065B and Address 065C, Table 97 and Bit 7
and Bit 6, Table 98 ...........................................................................87
Changes to Address 06A9 and Address 06AA, Table 107 .........89
Changes to Bit 7 and Bit 6, Table 108 ...........................................90
Changes to Address 06DB and Address 06DC, Table 117.........92
4/09—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
SFSD-15-28-H-10.00-DR-NUX CABLE ASSY SOCKET 30POS 28AWG
H3AAH-2436G IDC CABLE - HSC24H/AE24G/HSC24H
EEU-FR1H181LB CAP ALUM 180UF 50V 20% RADIAL
MAX6174AASA+ IC VREF SERIES PREC 4.096V 8SOIC
GBC13DRXS-S734 CONN EDGECARD 26POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548XCPZ 制造商:Analog Devices 功能描述:
AD9549 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9549/PCBZ 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk
AD9549A/PCBZ 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9549ABCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*