- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9524BCPZ (Analog Devices Inc)IC INTEGER-N CLCK GEN 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9524BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTEGER-N CLCK GEN 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，扇出緩沖器（分配） |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，光纖通道，SONET/SDH |
| 輸入： | CMOS |
| 輸出： | HSTL，LVCMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 相關(guān)產(chǎn)品： | AD9524BCPZ-REEL7DKR-ND - IC INTEGER-N CLCK GEN 48LFCSP AD9524BCPZ-REEL7CT-ND - IC INTEGER-N CLCK GEN 48LFCSP AD9524/PCBZ-ND - BOARD EVAL FOR AD9524 AD9524BCPZ-REEL7TR-ND - IC INTEGER-N CLCK GEN 48LFCSP |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9524
Data Sheet
Rev. E | Page 14 of 56
Pin
No.
Mnemonic
Type1
Description
This pin has an internal 40 k pull-down resistor in SPI mode but is high impedance in IC mode.
17
SDIO/SDA
I/O
Serial Control Port Bidirectional Serial Data In/Data Out for SPI Mode (SDIO) or IC Mode (SDA).
18
SDO
O
Serial Data Output. Use this pin to read data in 4-wire mode (high impedance in 3-wire mode).
There is no internal pull-up/pull-down resistor on this pin.
19
OUT5
O
Complementary Clock Output 5. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
20
OUT5
O
Clock Output 5. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a
single-ended CMOS output.
21
VDD3_OUT[4:5]
P
3.3 V Supply for Output 4 and Output 5 Clock Drivers.
22
OUT4
O
Complementary Clock Output 4. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
23
OUT4
O
Clock Output 4. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a
single-ended CMOS output.
24
VDD1.8_OUT[4:5]
P
1.8 V Supply for Output 4 and Output 5 Clock Dividers.
25
REF_TEST
I
Test Input to PLL1 Phase Detector.
26
RESET
I
Digital Input, Active Low. Resets internal logic to default states. This pin has an internal
40 k pull-up resistor.
27
PD
Chip Power-Down, Active Low. This pin has an internal 40 k pull-up resistor.
28
EEPROM_SEL
I
EEPROM Select. Setting this pin high selects the register values stored in the internal EEPROM to
be loaded at reset and/or power-up. Setting this pin low causes the
AD9524 to load the hard-
coded default register values at power-up/reset. This pin has an internal 40 k pull-down resistor.
29
OUT3
O
Complementary Clock Output 3. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
30
OUT3
O
Square Wave Clocking Output 3. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
31
VDD3_OUT[2:3]
P
3.3 V Supply Output 2 and Supply Output 3 Clock Drivers.
32
OUT2
O
Complementary Clock Output 2. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
33
OUT2
O
Clock Output 2. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a
single-ended CMOS output.
34
VDD1.8_OUT[2:3]
P
1.8 V Supply for Output 2 and Output 3 Clock Dividers.
35
STATUS1/SP1
I/O
Lock Detect and Other Status Signals (STATUS1)/I2C Address (SP1).
36
STATUS0/SP0
I/O
Lock Detect and Other Status Signals (STATUS0)/I2C Address (SP0).
37
OUT1
O
Complementary Clock Output 1. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
38
OUT1
O
Clock Output 1. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a
single-ended CMOS output.
39
VDD3_OUT[0:1]
P
3.3 V Supply Output 0 and Supply Output 1 Clock Drivers.
40
OUT0
O
Complementary Clock Output 0. This pin can be configured as one side of a differential
LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
41
OUT0
O
Clock Output 0. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a
single-ended CMOS output.
42
VDD1.8_OUT[0:1]
P
1.8 V Supply for Output 0 and Output 1 Clock Dividers.
43
ZD_IN
I
External Zero Delay Clock Input. Along with ZD_IN, this pin is the differential input for the PLL
reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
44
ZD_IN
I
Complementary External Zero Delay Clock Input. Along with ZD_IN, this pin is the differential input
for the PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
45
REF_SEL
I
Reference Input Select. This pin has an internal 40 k pull-down resistor.
46
PLL1_OUT
O
Single-Ended CMOS Output from PLL1. This pin has settings for weak and strong in
Register 0x1BA, Bit 4 (see Table 53).
47
LDO_PLL1
P/O
1.8 V Internal LDO Regulator Decoupling Pin for PLL1. Connect a 0.47 F decoupling capacitor
from this pin to ground. Note that, for best performance, the LDO bypass capacitor must be
placed in close proximity to the device.
48
VDD3_PLL1
P
3.3 V Supply PLL1. Use the same supply as VCXO.
EP
EP, GND
GND
Exposed Paddle. The exposed paddle is the ground connection on the chip. It must be soldered
to the analog ground of the PCB to ensure proper functionality and heat dissipation, noise, and
mechanical strength benefits.
1
P = power, I = input, O = output, I/O = input/output, P/O = power/output, GND = ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9540BCPZ-REEL7 | IC CLOCK GEN/SYNTHESIZER 48LFCSP |
| AD9547BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
| AD9525/PCBZ | 功能描述:時鐘和定時器開發(fā)工具 Evaluation kit 2950MHz VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9525/PCBZ-VCO | 功能描述:時鐘和定時器開發(fā)工具 Evaluation kit CRO29508 VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9525BCPZ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。