- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9524BCPZ (Analog Devices Inc)IC INTEGER-N CLCK GEN 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9524BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTEGER-N CLCK GEN 48LFCSP |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，扇出緩沖器（分配） |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，光纖通道，SONET/SDH |
| 輸入： | CMOS |
| 輸出： | HSTL，LVCMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 相關產(chǎn)品： | AD9524BCPZ-REEL7DKR-ND - IC INTEGER-N CLCK GEN 48LFCSP AD9524BCPZ-REEL7CT-ND - IC INTEGER-N CLCK GEN 48LFCSP AD9524/PCBZ-ND - BOARD EVAL FOR AD9524 AD9524BCPZ-REEL7TR-ND - IC INTEGER-N CLCK GEN 48LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9524
Data Sheet
Rev. E | Page 26 of 56
RESET MODES
The AD9524 has a power-on reset (POR) and several other ways to
apply a reset condition to the chip.
Power-On Reset
During chip power-up, a power-on reset pulse is issued when
3.3 V supply reaches ~2.6 V (<2.8 V) and restores the chip
either to the setting stored in EEPROM (EEPROM pin = 1) or
to the on-chip setting (EEPROM pin = 0). At power-on, the
AD9524 executes a SYNC operation, which brings the outputs
into phase alignment according to the default settings. The
output drivers are held in sync for the duration of the internally
generated power-up sync timer (~70 ms). The outputs begin to
toggle after this period.
Reset via the RESET Pin
RESET, a reset (an asynchronous hard reset is executed by briefly
pulling RESET low), restores the chip either to the setting stored in
EEPROM (EEPROM pin = 1) or to the on-chip setting (EEPROM
pin = 0). A reset also executes a sync operation, which brings the
outputs into phase alignment according to the default settings.
When EEPROM is inactive (EEPROM pin = 0), it takes ~2 s for
the outputs to begin toggling after RESET is issued. When
EEPROM is active (EEPROM pin = 1), it takes ~40 ms for the
outputs to toggle after RESET is brought high.
Reset via the Serial Port
The serial port control register allows for a reset by setting Bit 2
and Bit 5 in Register 0x000. When Bit 5 and Bit 2 are set, the
chip enters a reset mode and restores the chip either to the setting
stored in EEPROM (EEPROM pin = 1) or to the on-chip -setting
(EEPROM pin = 0), except for Register 0x000. Except for the self-
clearing bits, Bit 2 and Bit 5, Register 0x000 retains its previous value
prior to reset. During the internal reset, the outputs
hold static. Bit 2
and Bit 5
are self-clearing. However, the self-clearing operation does
not complete until an additional serial port SCLK cycle completes,
and the AD9524 is held in reset until Bit 2 and Bit 5 self clear.
Reset to Settings in EEPROM when EEPROM Pin = 0 via the
Serial Port
The serial port control register allows the chip to be reset to settings
in EEPROM when the EEPROM pin = 1 via Register 0xB02, Bit 1.
This bit is self-clearing. This bit does not have any effect when the
EEPROM pin = 0. It takes ~40 ms for the outputs to begin toggling
after the Soft_EEPROM register is cleared.
POWER-DOWN MODE
Chip Power-Down via PD
Place the AD9524 into a power-down mode by pulling the PD pin
low. Power-down turns off most of the functions and currents
inside the AD9524. The chip remains in this power-down state
until PD is returned to a logic high state. When taken out of power-
down mode, the AD9524 returns to the settings programmed into
its registers prior to the power-down, unless the registers are
changed by new programming while the PD pin is held low.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9540BCPZ-REEL7 | IC CLOCK GEN/SYNTHESIZER 48LFCSP |
| AD9547BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
| AD9525/PCBZ | 功能描述:時鐘和定時器開發(fā)工具 Evaluation kit 2950MHz VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9525/PCBZ-VCO | 功能描述:時鐘和定時器開發(fā)工具 Evaluation kit CRO29508 VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9525BCPZ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。