參數(shù)資料
型號: AD9516-0/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 59/80頁
文件大小: 0K
描述: IC CLOCK GEN 2.8GHZ VCO 64-LFCSP
設計資源: AD9516-0 BOM
AD9516 Eval Brd Schematic
AD9516 Gerber Files
標準包裝: 1
AD9516-0
Data Sheet
Rev. C | Page 62 of 80
Reg.
Addr.
(Hex)
Bits
Name
Description
0x017
[1:0]
Antibacklash
1
0
Antibacklash Pulse Width (ns)
pulse width
0
2.9 (default).
0
1
1.3.
1
0
6.0.
1
2.9.
0x018
[6:5]
Lock detect
counter
Required consecutive number of PFD cycles with edges inside lock detect window before the DLD indicates a locked
condition.
6
5
PFD Cycles to Determine Lock
0
5 (default).
0
1
16.
1
0
64.
1
255.
4
Digital lock detect
window
If the time difference of the rising edges at the inputs to the PFD is less than the lock detect window time, the digital lock
detect flag is set. The flag remains set until the time difference is greater than the loss-of-lock threshold.
0: high range (default).
1: low range.
3
Disable digital
Digital lock detect operation.
lock detect
0: normal lock detect operation (default).
1: disables lock detect.
[2:1]
VCO cal
VCO calibration divider. Divider used to generate the VCO calibration clock from the PLL reference clock.
divider
2
1
VCO Calibration Clock Divider
0
2.
0
1
4.
1
0
8.
1
16 (default).
[0]
VCO cal now
Bit used to initiate the VCO calibration. This bit must be toggled from 0 to 1 in the active registers. To initiate
calibration, use the following three steps: first, ensure that the input reference signal is present; second, set to 0 (if not
zero already), followed by an update bit (Register 0x232, Bit 0); and third, program to 1, followed by another update bit
(Register 0x232, Bit 0).
0x019
[7:6]
R, A, B counters
7
6
Action
SYNC pin reset
0
Does nothing on SYNC (default).
0
1
Asynchronous reset.
1
0
Synchronous reset.
1
Does nothing on SYNC.
[5:3]
R path delay
R path delay (default = 0x00) (see Table 2).
[2:0]
N path delay
N path delay (default = 0x00) (see Table 2).
0x01A
[6]
Reference
frequency monitor
Sets the reference (REF1/REF2) frequency monitor’s detection threshold frequency. This does not affect the VCO
frequency monitor’s detection threshold (see Table 16: REF1, REF2, and VCO Frequency Status Monitor parameter).
threshold
0: frequency valid if frequency is above the higher frequency threshold (default).
1: frequency valid if frequency is above the lower frequency threshold.
相關PDF資料
PDF描述
ESM15DSUS CONN EDGECARD 30POS DIP .156 SLD
MCP112T-240E/TT IC VOLT DET 2.32V LOW SOT-23B
HK1608R10K-T INDUCTOR HI FREQ 100NH 10% 0603
ECE-P2WA821HX CAP ALUM 820UF 450V 20% SNAP
EGM12DTMS CONN EDGECARD 24POS R/A .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
AD9516-1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 2.5 GHz VCO
AD9516-1/PCBZ 功能描述:BOARD EVALUATION FOR AD9516-1 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9516-1BCPZ 功能描述:IC CLOCK GEN 2.5GHZ VCO 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9516-1BCPZ-REEL7 功能描述:IC CLOCK GEN 2.5GHZ VCO 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9516-1XCPZ 制造商:Analog Devices 功能描述:14-CHANNEL CLOCK GENERATOR WITH INTEGRATED 2.8 GHZ VCO - Bulk